Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

LMU112JC25 Datasheet(PDF) 5 Page - LOGIC Devices Incorporated

Part # LMU112JC25
Description  12 x 12-bit Parallel Multiplier
Download  6 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LODEV [LOGIC Devices Incorporated]
Direct Link  http://www.logicdevices.com
Logo LODEV - LOGIC Devices Incorporated

LMU112JC25 Datasheet(HTML) 5 Page - LOGIC Devices Incorporated

  LMU112JC25 Datasheet HTML 1Page - LOGIC Devices Incorporated LMU112JC25 Datasheet HTML 2Page - LOGIC Devices Incorporated LMU112JC25 Datasheet HTML 3Page - LOGIC Devices Incorporated LMU112JC25 Datasheet HTML 4Page - LOGIC Devices Incorporated LMU112JC25 Datasheet HTML 5Page - LOGIC Devices Incorporated LMU112JC25 Datasheet HTML 6Page - LOGIC Devices Incorporated  
Zoom Inzoom in Zoom Outzoom out
 5 / 6 page
background image
DEVICES INCORPORATED
LMU112
12 x 12-bit Parallel Multiplier
Multipliers
08/16/2000–LDS.112-K
5
1. Maximum Ratings indicate stress
specifications only. Functional oper-
ation of these products at values beyond
those indicated in the Operating Condi-
tions table is not implied. Exposure to
maximum rating conditions for ex-
tended periods may affect reliability.
2. The products described by this spec-
ification include internal circuitry de-
signed to protect the chip from damag-
ing substrate injection currents and ac-
cumulations of static charge. Neverthe-
less, conventional precautions should
be observed during storage, handling,
and use of these circuits in order to
avoid exposure to excessive electrical
stress values.
3. Thisdeviceprovideshardclampingof
transient undershoot and overshoot. In-
put levels below ground or above VCC
will be clamped beginning at –0.6 V and
VCC
+ 0.6 V. The device can withstand
indefinite operation with inputs in the
range of –0.5 V to +7.0 V. Device opera-
tion will not be adversely affected, how-
ever, input current levels will be well in
excess of 100 mA.
4. Actual test conditions may vary from
those designated but operation is guar-
anteed as specified.
5. Supply current for a given applica-
tion can be accurately approximated by:
where
N = total number of device outputs
C = capacitive load per output
V = supply voltage
F = clock frequency
6. Tested with all outputs changing ev-
ery cycle and no load, at a 5 MHz clock
rate.
7. Tested with all inputs within 0.1 V of
VCC
or Ground, no load.
8. These parameters are guaranteed
but not 100% tested.
NCV F
4
2
NOTES
9. AC specifications are tested with
input transition times less than 3 ns,
output reference levels of 1.5 V (except
tDIS
test), and input levels of nominally
0 to 3.0 V. Output loading may be a
resistive divider which provides for
specified IOH and IOL at an output
voltage of VOH min and VOL max
respectively.
Alternatively, a diode
bridge with upper and lower current
sources of IOH and IOL respectively,
and a balancing voltage of 1.5 V may be
used. Parasitic capacitance is 30 pF
minimum, and may be distributed.
This device has high-speed outputs ca-
pable of large instantaneous current
pulses and fast turn-on/turn-off times.
As a result, care must be exercised in the
testing of this device. The following
measures are recommended:
a. A 0.1 µF ceramic capacitor should be
installed between VCC and Ground
leads as close to the Device Under Test
(DUT) as possible. Similar capacitors
should be installed between device VCC
and the tester common, and device
ground and tester common.
b. Ground and VCC supply planes
must be brought directly to the DUT
socket or contactor fingers.
c. Input voltages should be adjusted to
compensate for inductive ground and VCC
noise to maintain required DUT input
levels relative to the DUT ground pin.
10. Each parameter is shown as a min-
imum or maximum value. Input re-
quirements are specified from the point
of view of the external system driving
the chip. Setup time, for example, is
specified as a minimum since the exter-
nal system must supply at least that
much time to meet the worst-case re-
quirements of all parts. Responses from
the internal circuitry are specified from
the point of view of the device. Output
delay, for example, is specified as a
maximum since worst-case operation of
any device always provides data within
that time.
11. For the tENA test, the transition is
measured to the 1.5 V crossing point
with datasheet loads. For the tDIS test,
the transition is measured to the
±200mV level from the measured
steady-state output voltage with
±10mA loads. The balancing volt-
age, VTH, is set at 3.5 V for Z-to-0
and 0-to-Z tests, and set at 0 V for Z-
to-1 and 1-to-Z tests.
12. These parameters are only tested at
the high temperature extreme, which is
the worst case for leakage current.
S1
IOH
IOL
VTH
CL
DUT
OE
0.2 V
tDIS
tENA
0.2 V
1.5 V
1.5 V
3.5V Vth
1
Z
0
Z
Z
1
Z
0
1.5 V
1.5 V
0V Vth
VOL*
VOH*
VOL*
VOH*
Measured VOL with IOH = –10mA and IOL = 10mA
Measured VOH with IOH = –10mA and IOL = 10mA
FIGURE B. THRESHOLD LEVELS
FIGURE A. OUTPUT LOADING CIRCUIT


Similar Part No. - LMU112JC25

ManufacturerPart #DatasheetDescription
logo
Guangdong Kexin Industr...
LMU1117 KEXIN-LMU1117 Datasheet
95Kb / 3P
   1A Low Dropout Positive Adjustable or Fixed-Mode Regulator
More results

Similar Description - LMU112JC25

ManufacturerPart #DatasheetDescription
logo
LOGIC Devices Incorpora...
LMA1009 LODEV-LMA1009 Datasheet
189Kb / 7P
   12 x 12-bit Multiplier-Accumulator
logo
Zarlink Semiconductor I...
PDSP16112 ZARLINK-PDSP16112 Datasheet
456Kb / 9P
   16 X 12 BIT COMPLEX MULTIPLIER
logo
LOGIC Devices Incorpora...
LF2250 LODEV-LF2250 Datasheet
369Kb / 15P
   12 x 10-bit Matrix Multiplier
logo
Fairchild Semiconductor
TMC2250A FAIRCHILD-TMC2250A Datasheet
186Kb / 23P
   Matrix Multiplier 12 x 10 bit, 50 MHz
logo
Cadeka Microcircuits LL...
TMC2250A CADEKA-TMC2250A Datasheet
295Kb / 23P
   Matrix Multiplier 12 x 10 bit, 50 MHz
logo
LOGIC Devices Incorpora...
LMS12 LODEV-LMS12 Datasheet
195Kb / 9P
   12-bit Cascadable Multiplier-Summer
LMU08 LODEV-LMU08 Datasheet
176Kb / 7P
   8 x 8-bit Parallel Multiplier
LMU18 LODEV-LMU18 Datasheet
184Kb / 7P
   16 x 16-bit Parallel Multiplier
LMU217 LODEV-LMU217 Datasheet
178Kb / 6P
   16 x 16-bit Parallel multiplier
LMU16 LODEV-LMU16 Datasheet
188Kb / 7P
   16 x 16-bit Parallel Multiplier
More results


Html Pages

1 2 3 4 5 6


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com