Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

LF3330 Datasheet(PDF) 5 Page - LOGIC Devices Incorporated

Part No. LF3330
Description  Vertical Digital Image Filter
Download  15 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  LODEV [LOGIC Devices Incorporated]
Homepage  http://www.logicdevices.com
Logo 

LF3330 Datasheet(HTML) 5 Page - LOGIC Devices Incorporated

 
Zoom Inzoom in Zoom Outzoom out
 5 / 15 page
background image
DEVICES INCORPORATED
Video Imaging Products
5
LF3330
Vertical Digital Image Filter
11/08/2001–LDS.3330-M
FIGURE 5.
MULTIPLE LF3330S CASCADED TOGETHER
DIN
LINE BUFFERS
VERTICAL FILTER
RSL
CIRCUIT
COUT
DIN
RSL
CIRCUIT
COUT
COUT
RSL
CIRCUIT
LF3330
DIN
DIN
DATA OUT
29 TAP RESULT
LF3330
LF3330
LF3330
12
RSL
CIRCUIT
LINE BUFFERS
LINE BUFFERS
LINE BUFFERS
VERTICAL FILTER
VERTICAL FILTER
VERTICAL FILTER
LF3347
RSL
CIRCUIT
16
25
25
FUNCTIONAL DESCRIPTION
Line Buffers
The maximum delay length of each line
buffer is 3076 cycles and the minimum
is 4 cycles. Configuration Register 0
(CR0) determines the delay length of
the line buffers. The line buffer length
is equal to the value of CR0 plus 4. A
value of 0 for CR0 sets the line buffer
length to 4. A value of 3072 for CR0
sets the line buffer length to 3076. Any
values for CR0 greater than 3072 are not
valid.
The line buffers have two modes of
operation: delay mode and recirculate
mode. Bit 0 of Configuration Register 1
determines which mode the line buffers
are in. In delay mode, the data input to
the line buffer is delayed by an amount
determined by CR0. In recirculate
mode, the output of the line buffer is
routed back to the input of the line
buffer allowing the line buffer contents
to be read multiple times.
Bit 1 of Configuration Register 1 allows
the line buffers to be loaded in parallel.
When Bit 1 is “1”, the input register
(DIN11-0) loads all seven line buffers in
parallel. This allows all the line buffers
to be preloaded with data in the
amount of time it normally takes to
load a single line buffer.
Odd and Even Field Filtering
The LF3330 is capable of odd and even
field filtering. Bit 2 of Configuration
Register 1 enables the VB Data Input
port required for odd and even field
filtering. Bit 3 of the same configura-
tion register enables the line buffer in
the VB Data path. Line buffer length is
set to the length written to Configura-
tion Register 0. If line buffer parallel
load is enabled and odd and even field
filtering is enabled, the data for the VB
line buffer comes from the VB Data
Input port.
Interleaved Data
The LF3330 is capable of handling
interleaved data. The number of data
sets it can handle is determined by the
number of data values contained in a
video line. If the interleaved video line
has 3076 data values or less, the LF3330
can handle it no matter how many data
sets are interleaved together.
Cascading
A cascade port is provided to allow
cascading of multiple devices for
more filter taps (see Figure 5).
COUT11-0 of one device should be
connected to DIN11-0 of another
device. As many LF3330s as desired
may be cascaded together. How-
ever, the outputs of the LF3330s
must be added together with exter-
nal adders.
The first line buffer on a cascaded
device must have its length short-
ened by two delays. This is to
account for the added delays of the
input register on the device and the
cascade output register from the
previous LF3330. If Bit 0 of Con-
figuration Register 3 is set to “1”,
the length of the first line buffer will
be reduced by two. This will make
its effective length the same as the
other line buffers on the device. If
Bit 0 of Configuration Register 3 is
set to “0”, the length of the first line
buffer will be the same as the other
line buffers. When cascading
devices, the first LF3330 should
have Bit 0 of Configuration Register


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15 


Datasheet Download



Related Electronics Part Number

Part NumberComponents DescriptionHtml ViewManufacturer
LF33388-Bit Vertical Digital Image Filter 1 2 3 4 5 MoreLOGIC Devices Incorporated
LF3310Horizontal / Vertical Digital Image Filter 1 2 3 4 5 MoreLOGIC Devices Incorporated
SM5835AF2D Digital Image Filter 1 2 3 4 5 MoreNippon Precision Circuits Inc
LF3320Horizontal Digital Image Filter 1 2 3 4 5 MoreLOGIC Devices Incorporated
SM5813APEIGHT-TIMES OVERSAMPLING DIGITAL FILTER FOR DIGITAL AUDIO 1 2 3 4 5 MoreNippon Precision Circuits Inc
CXD2073QDigital Comb Filter NTSC 1 2 3 4 5 MoreSony Corporation
MT9V1111/4-Inch SOC VGA CMOS Active-Pixel Digital Image Sensor 1 2 3 4 5 MoreMicron Technology
PACGAME1MIDI Musical Instrument Digital Interface / Game Port Filter/Protection Circuit 1 2 3 4 5 California Micro Devices Corp
SM5831FDigital Filter for Video Signal Processors 1 2 3 4 5 MoreNippon Precision Circuits Inc

Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn