Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

LTC1401I Datasheet(PDF) 4 Page - Linear Technology

Part No. LTC1401I
Description  Complete SO-8, 12-Bit, 200ksps ADC with Shutdown
Download  20 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  LINER [Linear Technology]
Homepage  http://www.linear.com
Logo 

LTC1401I Datasheet(HTML) 4 Page - Linear Technology

 
Zoom Inzoom in Zoom Outzoom out
 4 / 20 page
background image
4
LTC1401
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
fSAMPLE(MAX)
Maximum Sampling Frequency
q
200
kHz
tCONV
Conversion Time
fCLK = 3.2MHz
q
4.1
µs
tACQ
Acquisition Time
315
ns
fCLK
CLK Frequency
q
0.1
3.2
MHz
tCLK
CLK Pulse Width
(Note 6)
q
60
ns
tWK(NAP)
Time to Wake Up from Nap Mode
350
ns
t1
CLK Pulse Width to Return to Active Mode
q
60
ns
t2
CONV
↑ to CLK↑ Setup Time
q
100
ns
t3
CONV
↑ After Leading CLK↑
q
0ns
t4
CONV Pulse Width
(Note 8)
q
50
ns
t5
Time from CLK
↑ to Sample Mode
80
ns
t6
Aperture Delay of Sample-and-Hold
Jitter < 50ps
45
ns
t7
Minimum Delay Between Conversion
(Note 6)
q
350
550
ns
t8
Delay Time, CLK
↑ to DOUT Valid
CLOAD = 20pF
q
60
120
ns
t9
Delay Time, CLK
↑ to DOUT Hi-Z
CLOAD = 20pF
q
60
120
ns
t10
Time from Previous Data Remains Valid After CLK
CLOAD = 20pF
q
15
50
ns
(Note 5)
TI I G CHARACTERISTICS
The q denotes specifications which apply over the full operating
temperature range; all other limits and typicals apply to TA = 25°C.
Note 1: Absolute Maximum Ratings are those values beyond which the life
of a device may be impaired.
Note 2: All voltage values are with respect to GND.
Note 3: When these pin voltages are taken below GND or above VCC, they
will be clamped by internal diodes. This product can handle input currents
greater than 40mA without latch-up if the pin is driven below GND or
above VCC.
Note 4: When these pin voltages are taken below GND, they will be clamped
by internal diodes. This product can handle input currents greater than 40mA
without latch-up if the pin is driven below GND. These pins are not clamped
to VCC.
Note 5: VCC = 3V, fSAMPLE = 200kHz, tr = tf = 5ns unless otherwise
specified.
Note 6: Guaranteed by design, not subject to test.
Note 7: Integral nonlinearity is defined as the deviation of a code from a
straight line passing through the actual endpoints of the transfer curve.
The deviation is measured from the center of the quantization band.
Note 8: The rising edge of CONV starts a conversion. If CONV returns low
at a bit decision point during the conversion, it can create small errors. For
best performance, ensure that CONV returns low either within 120ns after
the conversion starts (i.e., before the first bit decision) or after the 14
clock cycles. (Figure 13 Timing Diagram).


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn