Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

LTC3718 Datasheet(PDF) 9 Page - Linear Technology

Part # LTC3718
Description  Low Input Voltage DC/DC Controller for DDR/QDR Memory Termination
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTC3718 Datasheet(HTML) 9 Page - Linear Technology

Back Button LTC3718_15 Datasheet HTML 5Page - Linear Technology LTC3718_15 Datasheet HTML 6Page - Linear Technology LTC3718_15 Datasheet HTML 7Page - Linear Technology LTC3718_15 Datasheet HTML 8Page - Linear Technology LTC3718_15 Datasheet HTML 9Page - Linear Technology LTC3718_15 Datasheet HTML 10Page - Linear Technology LTC3718_15 Datasheet HTML 11Page - Linear Technology LTC3718_15 Datasheet HTML 12Page - Linear Technology LTC3718_15 Datasheet HTML 13Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 20 page
background image
9
LTC3718
3718fa
Main Control Loop
The LTC3718 is a current mode controller for DC/DC
step-down converters designed to operate from low input
voltages. It incorporates a boost converter with a buck
regulator.
Buck Regulator Operation
In normal operation, the top MOSFET is turned on for a
fixed interval determined by a one-shot timer OST. When
the top MOSFET is turned off, the bottom MOSFET is
turned on until the current comparator ICMP trips, restart-
ing the one-shot timer and initiating the next cycle. Induc-
tor current is determined by sensing the voltage between
the SENSE+ and SENSEpins using the bottom MOSFET
on-resistance . The voltage on the ITH pin sets the com-
parator threshold corresponding to inductor valley cur-
rent. The error amplifier EA adjusts this voltage by com-
paring the feedback signal VFB1 from the output voltage
with an internal reference generated from one half of the
voltage on VREF. If the load current increases, it causes a
drop in the feedback voltage relative to the reference. The
ITH voltage then rises until the average inductor current
again matches the load current.
The operating frequency is determined implicitly by the
top MOSFET on-time and the duty cycle required to
maintain regulation. The one-shot timer generates an on-
time that is proportional to the ideal duty cycle, thus
holding frequency approximately constant with changes
in VIN. The nominal frequency can be adjusted with an
external resistor RON.
Overvoltage and undervoltage comparators OV and UV
pull the PGOOD output low if the output feedback voltage
exits a
±10% window around the regulation point.
Furthermore, in an overvoltage condition, M1 is turned off
and M2 is turned on and held on until the overvoltage
condition clears.
Pulling the RUN/SS pin low forces the controller into its
shutdown state, turning off both M1 and M2. Releasing the
pin allows an internal 1.2
µAcurrentsourcetochargeupan
external soft-start capacitor CSS.Whenthisvoltagereaches
1.5V, the controller turns on and begins switching, but
with the ITH voltage clamped at approximately 0.6V below
the RUN/SS voltage. As CSS continues to charge, the soft-
start current limit is removed.
OPERATIO
INTVCC Power
Power for the top and bottom MOSFET drivers and most
of the internal controller circuitry is derived from the
INTVCC pin. The top MOSFET driver is powered from a
floating bootstrap capacitor CB. This capacitor is re-
charged from INTVCC through an external Schottky diode
DB when the top MOSFET is turned off.
Boost Regulator Operation
The 5V power source for INTVCC can be provided by a
current mode, internally compensated fixed frequency
step-up switching regulator that has been incorporated
into the LTC3718.
Operation can be best understood by referring to the
Functional Diagrams. Q1 and Q2 form a bandgap refer-
ence core whose loop is closed around the output of the
regulator. The voltage drop across R5 and R6 is low
enough such that Q1 and Q2 do not saturate, even when
VIN2 is 1V. When there is no load, VFB2 rises slightly above
1.23V, causing VC (the error amplifier’s output) to de-
crease. Comparator A2’s output stays high, keeping switch
Q3 in the off state. As increased output loading causes the
VFB2 voltage to decrease, A1’s output increases. Switch
current is regulated directly on a cycle-by-cycle basis by
the VC node. The flip-flop is set at the beginning of each
switch cycle, turning on the switch. When the summation
of a signal representing switch current and a ramp gen-
erator (introduced to avoid subharmonic oscillations at
duty factors greater than 50%) exceeds the VC signal,
comparator A2 changes state, resetting the flip-flop and
turning off the switch. More power is delivered to the
output as switch current is increased. The output voltage,
attenuated by external resistor divider R7 and R8, appears
at the VFB2 pin, closing the overall loop. Frequency com-
pensation is provided internally by RC and CC. Transient
response can be optimized by the addition of a phase lead
capacitor CPL in parallel with R7 in applications where
large value or low ESR output capacitors are used.
As the load current is decreased, the switch turns on for
a shorter period each cycle. If the load current is further
decreased, the boost converter will skip cycles to main-
tain output voltage regulation. If the VFB2 pin voltage is
increased significantly above 1.23V, the boost converter
will enter a low power state.


Similar Part No. - LTC3718_15

ManufacturerPart #DatasheetDescription
logo
Linear Technology
LTC3718EG LINER-LTC3718EG Datasheet
243Kb / 20P
   Low Input Voltage DC/DC Controller for DDR/QDR Memory Termination
More results

Similar Description - LTC3718_15

ManufacturerPart #DatasheetDescription
logo
Linear Technology
LTC3718 LINER-LTC3718 Datasheet
243Kb / 20P
   Low Input Voltage DC/DC Controller for DDR/QDR Memory Termination
logo
Artesyn Technologies
PTHXX050Y ARTESYN-PTHXX050Y Datasheet
220Kb / 4P
   DC-DC CONVERTERS Non-isolated DDR/QDR Memory Bus Termination Module
PTHXX060Y ARTESYN-PTHXX060Y Datasheet
232Kb / 4P
   DC-DC CONVERTERS Non-isolated DDR/QDR Memory Bus Termination Module
logo
Linear Technology
LTC3776 LINER-LTC3776 Datasheet
429Kb / 28P
   Dual 2-Phase, No RSENSE Synchronous Controller for DDR/QDR Memory Termination
LTC3776 LINER-LTC3776_15 Datasheet
392Kb / 28P
   Dual 2-Phase, No RSENSE, Synchronous Controller for DDR/QDR Memory Termination
LTC3717 LINER-LTC3717_15 Datasheet
266Kb / 20P
   Wide Operating Range, No RSENSE Step-Down Controller for DDR/QDR Memory Termination
LTC3717 LINER-LTC3717 Datasheet
255Kb / 20P
   Wide Operating Range, No RSENSE Step-Down Controller for DDR/QDR Memory Termination
LTC3717-1 LINER-LTC3717-1_15 Datasheet
278Kb / 20P
   Wide Operating Range, No RSENSE Step-Down Controller for DDR/QDR Memory Termination
logo
Richtek Technology Corp...
RT9210 RICHTEK-RT9210 Datasheet
349Kb / 17P
   Dual 5V Synchronous Buck DC-DC PWM Controller for DDR Memory VDDQ and VTT Termination
logo
Linear Technology
LTC3413IFE LINER-LTC3413IFE Datasheet
259Kb / 16P
   3A, 2MHz Monolithic Synchronous Regulator for DDR/QDR Memory Termination
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com