Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

LTC1603 Datasheet(PDF) 8 Page - Linear Technology

Part # LTC1603
Description  High Speed, 16-Bit, 250ksps Sampling A/D Converter with Shutdown
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTC1603 Datasheet(HTML) 8 Page - Linear Technology

Back Button LTC1603_15 Datasheet HTML 4Page - Linear Technology LTC1603_15 Datasheet HTML 5Page - Linear Technology LTC1603_15 Datasheet HTML 6Page - Linear Technology LTC1603_15 Datasheet HTML 7Page - Linear Technology LTC1603_15 Datasheet HTML 8Page - Linear Technology LTC1603_15 Datasheet HTML 9Page - Linear Technology LTC1603_15 Datasheet HTML 10Page - Linear Technology LTC1603_15 Datasheet HTML 11Page - Linear Technology LTC1603_15 Datasheet HTML 12Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 20 page
background image
8
LTC1603
1603f
APPLICATIONS INFORMATION
CONVERSION DETAILS
The LTC1603 uses a successive approximation algorithm
and internal sample-and-hold circuit to convert an analog
signal to a 16-bit parallel output. The ADC is complete with
a sample-and-hold, a precision reference and an internal
clock. The control logic provides easy interface to micro-
processors and DSPs. (Please refer to the Digital Interface
section for the data format.)
Conversion start is controlled by the CS and CONVST
inputs. At the start of the conversion the successive
approximation register (SAR) resets. Once a conversion
cycle has begun it cannot be restarted.
During the conversion, the internal differential 16-bit
capacitive DAC output is sequenced by the SAR from the
Most Significant Bit (MSB) to the Least Significant Bit
(LSB). Referring to Figure 1, the AIN+ and AIN– inputs are
acquired during the acquire phase and the comparator
offset is nulled by the zeroing switches. In this acquire
phase, a duration of 480ns will provide enough time for the
sample-and-hold capacitors to acquire the analog signal.
During the convert phase the comparator zeroing switches
open, putting the comparator into compare mode. The
input switches connect the CSMPL capacitors to ground,
transferring the differential analog input charge onto the
Figure 1. Simplified Block Diagram
summing junctions. This input charge is successively
compared with the binary-weighted charges supplied by
the differential capacitive DAC. Bit decisions are made by
the high speed comparator. At the end of a conversion, the
differential DAC output balances the AIN+ and AIN– input
charges. The SAR contents (a 16-bit data word) which
represent the difference of AIN+ and AIN– are loaded into
the 16-bit output latches.
DIGITAL INTERFACE
The A/D converter is designed to interface with micropro-
cessors as a memory mapped device. The CS and RD
control inputs are common to all peripheral memory
interfacing. A separate CONVST is used to initiate a con-
version.
Internal Clock
The A/D converter has an internal clock that runs the A/D
conversion. The internal clock is factory trimmed to achieve
a typical conversion time of 3.3
µs and a maximum conver-
sion time of 3.8
µs over the full temperature range. No
external adjustments are required. The guaranteed maxi-
mum acquisition time is 480ns. In addition, a throughput
time (acquisition + conversion) of 4
µs and a minimum
sampling rate of 250ksps are guaranteed.
3V Input/Output Compatible
The LTC1603 operates on
±5V supplies, which makes the
device easy to interface to 5V digital systems. This device
can also talk to 3V digital systems: the digital input pins
(SHDN, CS, CONVST and RD) of the LTC1603 recognize
3V or 5V inputs. The LTC1603 has a dedicated output
supply pin (OVDD) that controls the output swings of the
digital output pins (D0 to D15, BUSY) and allows the part
to talk to either 3V or 5V digital systems. The output is
two’s complement binary.
Power Shutdown
The LTC1603 provides two power shutdown modes, Nap
and Sleep, to save power during inactive periods. The Nap
mode reduces the power by 95% and leaves only the
digital logic and reference powered up. The wake-up time
from Nap to active is 200ns. In Sleep mode all bias
+
COMP
AIN
+
CSMPL
HOLD
SAMPLE
AIN
CSMPL
+CDAC
+VDAC
–CDAC
–VDAC
HOLD
HOLD
SAMPLE
HOLD
SAR
OUTPUT
LATCHES
16
D15
D0
1603 F01
ZEROING SWITCHES


Similar Part No. - LTC1603_15

ManufacturerPart #DatasheetDescription
logo
Linear Technology
LTC1603CG LINER-LTC1603CG Datasheet
250Kb / 20P
   High Speed, 16-Bit, 250ksps Sampling A/D Converter with Shutdown
LTC1603IG LINER-LTC1603IG Datasheet
250Kb / 20P
   High Speed, 16-Bit, 250ksps Sampling A/D Converter with Shutdown
More results

Similar Description - LTC1603_15

ManufacturerPart #DatasheetDescription
logo
Linear Technology
LTC1603 LINER-LTC1603 Datasheet
250Kb / 20P
   High Speed, 16-Bit, 250ksps Sampling A/D Converter with Shutdown
LTC1608 LINER-LTC1608 Datasheet
1,000Kb / 20P
   High Speed, 16-Bit, 500ksps Sampling A/D Converter with Shutdown
LTC1604 LINER-LTC1604 Datasheet
378Kb / 20P
   High Speed, 16-Bit, 333ksps Sampling A/D Converter with Shutdown
LTC1608 LINER-LTC1608_15 Datasheet
802Kb / 20P
   High Speed, 16-Bit, 500ksps Sampling A/D Converter with Shutdown
LTC1604 LINER-LTC1604_15 Datasheet
578Kb / 20P
   High Speed, 16-Bit, 333ksps Sampling A/D Converter with Shutdown
LTC1279 LINER-LTC1279 Datasheet
327Kb / 16P
   12-Bit, 600ksps Sampling A/D Converter with Shutdown
LTC1419 LINER-LTC1419 Datasheet
401Kb / 20P
   14-Bit, 800ksps Sampling A/D Converter with Shutdown
LTC1419 LINER-LTC1419_1 Datasheet
263Kb / 20P
   14-Bit, 800ksps Sampling A/D Converter with Shutdown
LTC1419 LINER-LTC1419_15 Datasheet
269Kb / 20P
   14-Bit, 800ksps Sampling A/D Converter with Shutdown
LTC1409 LINER-LTC1409 Datasheet
408Kb / 20P
   12-Bit, 800ksps Sampling A/D Converter with Shutdown
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com