Electronic Components Datasheet Search |
|
M4A3-256/160-12YI Datasheet(PDF) 10 Page - Lattice Semiconductor |
|
M4A3-256/160-12YI Datasheet(HTML) 10 Page - Lattice Semiconductor |
10 / 62 page 10 ispMACH 4A Family Macrocell The macrocell consists of a storage element, routing resources, a clock multiplexer, and initialization control. The macrocell has two fundamental modes: synchronous and asynchronous (Figure 5). The mode chosen only affects clocking and initialization in the macrocell. In either mode, a combinatorial path can be used. For combinatorial logic, the synchronous mode will generally be used, since it provides more product terms in the allocator. SWAP D/T/L Q AP AR Power-Up Reset PAL-Block Initialization Product Terms From Logic Allocator Block CLK0 Block CLK1 Block CLK2 Block CLK3 To Output and Input Switch Matrices Common PAL-block resource Individual macrocell resources From PAL-Clock Generator D/T/L Q AP AR Power-Up Reset Individual Initialization Product Term From Logic Allocator Block CLK0 Block CLK1 To Output and Input Switch Matrices Individual Clock Product Term From PAL-Block Clock Generator 17466G-010 Figure 5. Macrocell 17466G-009 a. Synchronous mode b. Asynchronous mode |
Similar Part No. - M4A3-256/160-12YI |
|
Similar Description - M4A3-256/160-12YI |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |