Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

PALLV22V10 Datasheet(PDF) 3 Page - Lattice Semiconductor

Part No. PALLV22V10
Description  Low-Voltage Zero Power 24-Pin EE CMOS Versatile PAL Device
Download  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LATTICE [Lattice Semiconductor]
Direct Link  http://www.latticesemi.com
Logo LATTICE - Lattice Semiconductor

PALLV22V10 Datasheet(HTML) 3 Page - Lattice Semiconductor

  PALLV22V10 Datasheet HTML 1Page - Lattice Semiconductor PALLV22V10 Datasheet HTML 2Page - Lattice Semiconductor PALLV22V10 Datasheet HTML 3Page - Lattice Semiconductor PALLV22V10 Datasheet HTML 4Page - Lattice Semiconductor PALLV22V10 Datasheet HTML 5Page - Lattice Semiconductor PALLV22V10 Datasheet HTML 6Page - Lattice Semiconductor PALLV22V10 Datasheet HTML 7Page - Lattice Semiconductor PALLV22V10 Datasheet HTML 8Page - Lattice Semiconductor PALLV22V10 Datasheet HTML 9Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 19 page
background image
PALLV22V10 and PALLV22V10Z Families
3
Variable Input/Output Pin Ratio
The PALLV22V10 has twelve dedicated input lines, and each macrocell output can be an I/O pin.
Buffers for device inputs have complementary outputs to provide user-programmable input signal
polarity. Unused input pins should be tied to VCC or GND.
Registered Output Configuration
Each macrocell of the PALLV22V10 includes a D-type flip-flop for data storage and synchronization.
The flip-flop is loaded on the LOW-to-HIGH transition of the clock input. In the registered
configuration (S1 = 0), the array feedback is from Q of the flip-flop.
Combinatorial I/O Configuration
Any macrocell can be configured as combinatorial by selecting the multiplexer path that bypasses
the flip-flop (S1 = 1). In the combinatorial configuration, the feedback is from the pin.
S1
S0
Output Configuration
0
0
Registered/Active Low
0
1
Registered/Active High
1
0
Combinatorial/Active Low
1
1
Combinatorial/Active High
0 = Programmed EE bit
1 = Erased (charged) EE bit
Figure 1. Output Logic Macrocell Diagram
18956C-004
CLK
S1
10
11
00
01
AR
SP
0
1
I/On
S0
DQ
Q


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19 


Datasheet Download

Go To PDF Page

Related Electronics Part Number

Part No.DescriptionHtml ViewManufacturer
PALCE22V10 24-Pin EE CMOS Zero Power Versatile PAL Device 1  2  3  4  5  More Lattice Semiconductor
PLC18V8Z Zero standby power CMOS versatile PAL devices 1  2  3  4  5  More NXP Semiconductors
PALCE26V12 28-Pin EE CMOS Versatile PAL Device 1  2  3  4  5  More Advanced Micro Devices
PALCE22V10 Flash-erasable Reprogrammable CMOS PAL Device 1  2  3  4  5  More Cypress Semiconductor
PAL20V8 Flash Erasable Reprogrammable CMOS PAL Device 1  2  3  4  5  More Cypress Semiconductor
PLV16V8 Low Voltage Zero Power 20-Pin EE CMOS Universal Programmable Array Logic 1  2  3  4  5  More Lattice Semiconductor
PALC22V10 Reprogrammable CMOS PAL Device 1  2  3  Cypress Semiconductor
AMPAL22V10 PAL22V10 Family AmPAL22V10/A 24-Pin TTL Versatile PAL Device 1  2  3  4  5  More Advanced Micro Devices
PALCE16V8 Flash-Erasable Reprogrammable CMOS PAL Device 1  2  3  4  5  More Cypress Semiconductor
PLDC20G10B CMOS Generic 24-Pin Reprogrammable Logic Device 1  2  3  4  5  More Cypress Semiconductor

Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn