Electronic Components Datasheet Search
Selected language     English  ▼
Part Name
         Description


PALCE16V8 Datasheet(PDF) 4 Page - Lattice Semiconductor

Part No. PALCE16V8
Description  EE CMOS Zero-Power 20-Pin Universal Programmable Array Logic
Download  32 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  LATTICE [Lattice Semiconductor]
Homepage  http://www.latticesemi.com
Logo 

 
 4 page
background image
4
PALCE16V8 and PALCE16V8Z Families
Registered Output Configuration
The control bit settings are SG0 = 0, SG1 = 1 and SL0x = 0. There is only one registered
configuration. All eight product terms are available as inputs to the OR gate. Data polarity is
determined by SL1x. The flip-flop is loaded on the LOW-to-HIGH transition of CLK. The feedback
path is from Q on the register. The output buffer is enabled by OE.
Combinatorial Configurations
The PALCE16V8 has three combinatorial output configurations: dedicated output in a non-
registered device, I/O in a non-registered device and I/O in a registered device.
Dedicated Output in a Non-Registered Device
The control bit settings are SG0 = 1, SG1 = 0 and SL0x = 0. All eight product terms are available
to the OR gate. Although the macrocell is a dedicated output, the feedback is used, with the
exception of pins 15 and 16. Pins 15 and 16 do not use feedback in this mode. Because CLK
and OE are not used in a non-registered device, pins 1 and 11 are available as input signals. Pin
1 will use the feedback path of MC7, and pin 11 will use the feedback path of MC0.
Combinatorial I/O in a Non-Registered Device
The control bit settings are SG0 = 1, SG1 = 1, and SL0x = 1. Only seven product terms are
available to the OR gate. The eighth product term is used to enable the output buffer. The signal
at the I/O pin is fed back to the AND array via the feedback multiplexer. This allows the pin to
be used as an input.
Because CLK and OE are not used in a non-registered device, pins 1 and 11 are available as
inputs. Pin 1 will use the feedback path of MC7, and pin 11 will use the feedback path of MC0.
Combinatorial I/O in a Registered Device
The control bit settings are SG0 = 0, SG1 = 1 and SL0x = 1. Only seven product terms are available
to the OR gate. The eighth product term is used as the output enable. The feedback signal is the
corresponding I/O signal.
Dedicated Input Configuration
The control bit settings are SG0 = 1, SG1 = 0 and SL0x = 1. The output buffer is disabled. Except
for MC0 and MC7, the feedback signal is an adjacent I/O. For MC0 and MC7, the feedback signals
are pins 1 and 11. These configurations are summarized in Table 1 and illustrated in Figure 2.
Table 1. Macrocell Configuration
SG0
SG1
SL0X
Cell
Configuration
Devices
Emulated
SG0
SG1
SL0X
Cell
Configuration
Devices
Emulated
Device Uses Registers
Device Uses No Registers
0
1
0
Registered Output
PAL16R8, 16R6,
16R4
100
Combinatorial
Output
PAL10H8, 12H6,
14H4, 16H2, 10L8,
12L6, 14L4, 16L2
011
Combinatorial
I/O
PAL16R6, 16R4
1
0
1
Input
PAL12H6, 14H4,
16H2, 12L6, 14L4,
16L2
111
Combinatorial
I/O
PAL16L8




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32 


Datasheet Download



Related Electronics Part Number

Part NumberComponents DescriptionHtml ViewManufacturer
PALCE16V8EE CMOS 20-Pin Universal Programmable Array Logic 1 2 3 4 5 MoreAdvanced Micro Devices
PLV16V8Low Voltage Zero Power 20-Pin EE CMOS Universal Programmable Array Logic 1 2 3 4 5 MoreLattice Semiconductor
PALCE20V8EE CMOS 24-Pin Universal Programmable Array Logic 1 2 3 4 5 MoreLattice Semiconductor
PAL16V8EE CMOS 20 PIN UNIVERSAL PROGRAMMABLE ARRAY LOGIC 1 2 3 4 5 MoreAdvanced Micro Devices
PALCE20V8EE CMOS 24-Pin Universal Programmable Array Logic 1 2 3 4 5 MoreAdvanced Micro Devices
PAL16R820-PIN TTL PROGRAMMABLE ARRAY LOGIC 1 2 3 4 5 MoreAdvanced Micro Devices
PAL16L8B20-Pin TTL Programmable Array Logic 1 2 3 4 5 MoreAdvanced Micro Devices
TICPAL22V10Z-25CEPICE CMOS PROGRAMMABLE ARRAY LOGIC CIRCUITS 1 2 3 4 5 MoreTexas Instruments
PALCE29M16H-2524-Pin EE CMOS Programmable Array Logic 1 2 3 4 5 MoreAdvanced Micro Devices
PALCE29MA1624-Pin EE CMOS Programmable Array Logic 1 2 3 4 5 MoreAdvanced Micro Devices

Link URL

Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl