Electronic Components Datasheet Search |
|
M306V7MG Datasheet(PDF) 64 Page - Renesas Technology Corp |
|
M306V7MG Datasheet(HTML) 64 Page - Renesas Technology Corp |
64 / 300 page Rev.1.00 May 18, 2004 page 62 of 296 M306V7MG/MH/MJ/MJA-XXXFP, M306V7FG/FH/FJ/FJAFP Figure 2.7.8 Hardware interrupts priorities ________ Reset > DBC > Watchdog timer > Peripheral I/O > Single step > Address match Figure 2.7.9 Maskable interrupts priorities (peripheral I/O interrupts) VSYNC UART0 reception UART2 reception A-D conversion DMA1 Bus collision detection Timer A0 Data slicer 0 UART0 transmission UART2 transmission Priority of peripheral I/O interrupts (if priority levels are same) OSD2 Timer B2 Timer B0 Timer A3 Timer A1 Timer B1 Timer A4 Data slicer 1 INT1 INT0 Level 0 (initial value) Priority level of each interrupt High OSD1 Low DMA0 Interrupt enable flag (I flag) Watchdog timer Reset DBC Interrupt request accepted Address match Processor interrupt priority level (IPL) Multi-master I2C-BUS interface 0 Multi-master I2C-BUS interface 1 Timer A2 |
Similar Part No. - M306V7MG_15 |
|
Similar Description - M306V7MG_15 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |