Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

ADV7192 Datasheet(PDF) 31 Page - Analog Devices

Part # ADV7192
Description  Video Encoder with Six 10-Bit DACs, 54 MHz Oversampling and Progressive Scan Inputs
Download  69 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADV7192 Datasheet(HTML) 31 Page - Analog Devices

Back Button ADV7192_15 Datasheet HTML 27Page - Analog Devices ADV7192_15 Datasheet HTML 28Page - Analog Devices ADV7192_15 Datasheet HTML 29Page - Analog Devices ADV7192_15 Datasheet HTML 30Page - Analog Devices ADV7192_15 Datasheet HTML 31Page - Analog Devices ADV7192_15 Datasheet HTML 32Page - Analog Devices ADV7192_15 Datasheet HTML 33Page - Analog Devices ADV7192_15 Datasheet HTML 34Page - Analog Devices ADV7192_15 Datasheet HTML 35Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 69 page
background image
ADV7192
–31–
REV. A
MODE REGISTER 2
MR2 (MR27–MR20)
(Address (SR4–SR0) = 02H)
Mode Register 2 is an 8-bit-wide register.
Figure 41 shows the various operations under the control of Mode
Register 2.
MR2 BIT DESCRIPTION—RGB/YUV Control (MR20)
This bit enables the output from the DACs to be set to YUV or
RGB output video standard.
DAC Output Control (MR21)
This bit controls the output from DACs A, B, and C. When this
bit is set to 1, Composite, Luma and Chroma Signals are output
from DACs A, B, and C (respectively). When this bit is set to 0,
RGB or YUV may be output from these DACs.
SCART Enable Control (MR22)
This bit is used to switch the DAC outputs from SCART to a
EUROSCART configuration. A complete table of all DAC out-
put configurations is shown below.
Pedestal Control (MR23)
This bit specifies whether a pedestal is to be generated on the
NTSC composite video signal. This bit is invalid when the device
is configured in PAL mode.
Square Pixel Control (MR24)
This bit is used to set up square pixel mode. This is available in
Slave Mode only. For NTSC, a 24.54 MHz clock must be sup-
plied. For PAL, a 29.5 MHz clock must be supplied. Square
pixel operation is not available in 4
× Oversampling mode.
Standard I
2C Control (MR25)
This bit controls the video standard used by the ADV7192.
When this bit is set to 1 the video standard is as programmed in
Mode Register 0 (Output Video Standard Selection). When it is
set to 0, the ADV7192 is forced into the standard selected by
the NTSC_PAL pin. When NTSC_PAL is low, the standard is
NTSC, when the NTSC_PAL pin is high, the standard is PAL.
Pixel Data Valid Control (MR26)
After resetting the device this bit has the value 0 and the pixel
data input to the encoder is blanked such that a black screen is
output from the DACs. The ADV7192 will be set to Master Mode
timing. When this bit is set to 1 by the user (via the I
2C), pixel
data passes to the pins and the encoder reverts to the timing mode
defined by Timing Register 0.
Sleep Mode Control (MR27)
When this bit is set (1), Sleep Mode is enabled. With this mode
enabled, the ADV7192 current consumption is reduced to typi-
cally 0.1
µA. The I2C registers can be written to and read from
when the ADV7192 is in Sleep Mode.
When the device is in Sleep Mode and 0 is written to MR27, the
ADV7192 will come out of Sleep Mode and resume normal
operation. Also, if a
RESET is applied during Sleep Mode the
ADV7192 will come out of Sleep Mode and resume normal
operation.
For this to operate Power up in Sleep Mode control has to be
enabled (MR60 is set to a Logic 0), otherwise Sleep Mode is
controlled by the PAL_NTSC and SCRESET/RTC/TR pins.
MR27
MR26
MR25
MR24
MR23
MR22
MR21
MR20
RGB/YUV
CONTROL
0
RGB OUTPUT
1
YUV OUTPUT
MR20
SCART ENABLE
CONTROL
0
DISABLE
1
ENABLE
MR22
SQUARE PIXEL
CONTROL
0
DISABLE
1
ENABLE
MR24
PIXEL DATA
VALID CONTROL
0
DISABLE
1
ENABLE
MR26
DAC OUTPUT
CONTROL
0
RGB/YUV/COMP
1
COMP/LUMA/CHROMA
MR21
PEDESTAL
CONTROL
0
PEDESTAL OFF
1
PEDESTAL ON
MR23
STANDARD I2C
CONTROL
0
DISABLE
1
ENABLE
MR25
SLEEP MODE
CONTROL
0
DISABLE
1
ENABLE
MR27
Figure 41. Mode Register 2, MR2
Table III. DAC Output Configuration
MR22
MR21
MR20
DAC A
DAC B
DAC C
DAC D
DAC E
DAC F
0
0
0
G (Y)
B (Pb)
R (Pr)
CVBS
LUMA
CHROMA
0
0
1
Y (Y)
U (Pb)
V (Pr)
CVBS
LUMA
CHROMA
0
1
0
CVBS
LUMA
CHROMA
G (Y)
B (Pb)
R (Pr)
0
1
1
CVBS
LUMA
CHROMA
Y (Y)
U (Pb)
V (Pr)
1
0
0
CVBS
B (Pb)
R (Pr)
G (Y)
LUMA
CHROMA
1
0
1
CVBS
U (Pb)
V (Pr)
Y (Y)
LUMA
CHROMA
1
1
0
CVBS
LUMA
CHROMA
G (Y)
B (Pb)
R (Pr)
1
1
1
CVBS
LUMA
CHROMA
Y (Y)
U (Pb)
V (Pr)
NOTE
In Progressive Scan Mode (MR80 = 1) the DAC output configuration is stated in the brackets.


Similar Part No. - ADV7192_15

ManufacturerPart #DatasheetDescription
logo
Analog Devices
ADV7192KST AD-ADV7192KST Datasheet
664Kb / 69P
   Video Encoder with Six 10-Bit DACs, 54 MHz Oversampling and Progressive Scan Inputs
REV. 0
More results

Similar Description - ADV7192_15

ManufacturerPart #DatasheetDescription
logo
Analog Devices
ADV7192 AD-ADV7192 Datasheet
664Kb / 69P
   Video Encoder with Six 10-Bit DACs, 54 MHz Oversampling and Progressive Scan Inputs
REV. 0
ADV7191KSTZ AD-ADV7191KSTZ Datasheet
626Kb / 72P
   Video Encoders with Six 10-Bit DACs and 54 MHz Oversampling
REV. B
ADV7190 AD-ADV7190_15 Datasheet
626Kb / 72P
   Video Encoders with Six 10-Bit DACs and 54 MHz Oversampling
REV. B
ADV7191 AD-ADV7191_15 Datasheet
626Kb / 72P
   Video Encoders with Six 10-Bit DACs and 54 MHz Oversampling
REV. B
ADV7302A AD-ADV7302A_15 Datasheet
1Mb / 68P
   Multiformat SD, Progressive Scan/HDTV Video Encoder with Six 11-Bit DACs
REV. A
ADV7302A AD-ADV7302A Datasheet
1Mb / 68P
   Multiformat SD, Progressive Scan/HDTV Video Encoder with Six 11-Bit DACs
REV. A
ADV7303A AD-ADV7303A_15 Datasheet
1Mb / 68P
   Multiformat SD, Progressive Scan/HDTV Video Encoder with Six 11-Bit DACs
REV. A
ADV7194 AD-ADV7194_15 Datasheet
605Kb / 69P
   Video Encoder with 54 MHz Oversampling
REV. A
ADV7300A AD-ADV7300A Datasheet
1Mb / 68P
   Multiformat SD, Progressive Scan/HDTV Video Encoder with Six NSV??12-Bit DACs
REV. A
ADV7304A AD-ADV7304A Datasheet
1Mb / 68P
   Multiformat SD, Progressive Scan/HDTV Video Encoder with Six NSV 14-Bit DACs
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com