Electronic Components Datasheet Search |
|
ADV7183A Datasheet(PDF) 16 Page - Analog Devices |
|
ADV7183A Datasheet(HTML) 16 Page - Analog Devices |
16 / 104 page ADV7183A Rev. B | Page 16 of 104 GLOBAL CONTROL REGISTERS Register control bits listed in this section affect the whole chip. POWER-SAVE MODES Power-Down PDBP, Address 0x0F [2] There are two ways to shut down the digital core of the ADV7183A: a pin (PWRDN) and a bit (PWRDN see below). The PDBP controls which of the two has the higher priority. The default is to give the pin (PWRDN) priority. This allows the user to have the ADV7183A powered down by default. Table 11. PDBP Function PDBP Description 0 (default) Digital core power controlled by the PWRDN pin (bit is disregarded). 1 Bit has priority (pin is disregarded). PWRDN, Address 0x0F [5] Setting the PWRDN bit switches the ADV7183A into a chip- wide power-down mode. The power-down stops the clock from entering the digital section of the chip, thereby freezing its operation. No I2C bits are lost during power-down. The PWRDN bit also affects the analog blocks and switches them into low current modes. The I2C interface itself is unaffected, and remains operational in power-down mode. The ADV7183A leaves the power-down state if the PWRDN bit is set to 0 (via I2C), or if the overall part is reset using the RESET pin. PDBP must be set to 1 for the PWRDN bit to power down the ADV7183A. Table 12. PWRDN Function PWRDN Description 0 (default) Chip operational. 1 ADV7183A in chip-wide power-down. ADC Power-Down Control The ADV7183A contains three 10-bit ADCs (ADC0, ADC1, and ADC2). If required, it is possible to power down each ADC individually. When should the ADCs be powered down? • CVBS mode. ADC1 and ADC2 should be powered down to save on power consumption. • S-Video mode. ADC2 should be powered down to save on power consumption. PWRDN_ADC_0, Address 0x3A [3] Table 13. PWRDN_ADC_0 Function PWRDN_ADC_0 Description 0 (default) ADC normal operation. 1 Power down ADC 0. PWRDN_ADC_1, Address 0x3A [2] Table 14. PWRDN_ADC_1 Function PWRDN_ADC_1 Description 0 (default) ADC normal operation. 1 Power down ADC 1. PWRDN_ADC_2, Address 0x3A [1] Table 15. PWRDN_ADC_2 Function PWRDN_ADC_2 Description 0 (default) ADC normal operation. 1 Power down ADC 2. RESET CONTROL Chip Reset (RES), Address 0x0F [7] Setting this bit, equivalent to controlling the RESET pin on the ADV7183A, issues a full chip reset. All I2C registers get reset to their default values. (Some register bits do not have a reset value specified. They keep their last written value. Those bits are marked as having a reset value of x in the register table.) After the reset sequence, the part immediately starts to acquire the incoming video signal. Notes • After setting the RES bit (or initiating a reset via the pin), the part returns to the default mode of operation with respect to its primary mode of operation. All I2C bits are loaded with their default values, making this bit self- clearing. • Executing a software reset takes approximately 2 ms. However, it is recommended to wait 5 ms before any further I2C writes are performed. • The I2C master controller receives a no acknowledge condition on the ninth clock cycle when chip reset is implemented. See the MPU Port Description section. Table 16. RES Function RES Description 0 (default) Normal operation. 1 Start reset sequence. |
Similar Part No. - ADV7183A_15 |
|
Similar Description - ADV7183A_15 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |