Electronic Components Datasheet Search
  English  ▼

Delete All


Preview PDF Download HTML

ADT7411 Datasheet(PDF) 29 Page - Analog Devices

Part No. ADT7411
Description  SPI-/IC-Compatible, 10-Bit Digital Temperature Sensor and 8-Channel ADC
Download  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADT7411 Datasheet(HTML) 29 Page - Analog Devices

Back Button ADT7411_15 Datasheet HTML 25Page - Analog Devices ADT7411_15 Datasheet HTML 26Page - Analog Devices ADT7411_15 Datasheet HTML 27Page - Analog Devices ADT7411_15 Datasheet HTML 28Page - Analog Devices ADT7411_15 Datasheet HTML 29Page - Analog Devices ADT7411_15 Datasheet HTML 30Page - Analog Devices ADT7411_15 Datasheet HTML 31Page - Analog Devices ADT7411_15 Datasheet HTML 32Page - Analog Devices ADT7411_15 Datasheet HTML 33Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 36 page
background image
Rev. B | Page 29 of 36
SPI Lock Status Register (Read-Only) [Address = 7Fh]
Bit D0 (LSB) of this read-only register indicates whether the SPI
interface is locked or not. Writing to this register causes the
device to malfunction.
Default value is 00h.
0 = I2C interface.
1 = SPI interface selected and locked.
There are two serial interfaces that can be used on this part: I2C
and SPI. The device powers up with the serial interface in I2C
mode, but it is not locked into this mode. To stay in I2C mode, it
is recommended that the user tie the CS line to either VCC or
GND. It is not possible to lock the I2C mode, but it is possible to
select and lock the SPI mode.
To select and lock the interface into the SPI mode, a number of
pulses must be sent down the CS (Pin 4) line. The following
section describes how this is done.
Once the SPI communication protocol is locked in, it cannot be
unlocked while the device is still powered up. Bit D0 of the SPI
Lock Status register (Address 7Fh) is set to 1 when a successful
SPI interface lock is accomplished. To reset the serial interface,
the user must power down the part and power up again. A
software reset does not reset the serial interface.
Serial Interface Selection
The CS line controls the selection between I2C and SPI.
Figure 33 shows the selection process necessary to lock the SPI
interface mode.
To communicate to the ADT7411 using the SPI protocol, send
three pulses down the CS line, as shown in Figure 33. On the
third rising edge (marked as C in Figure 33), the part selects
and locks the SPI interface. Communication to the device is
now limited to the SPI protocol.
As per most SPI standards, the CS line must be low during
every SPI communication to the ADT7411, and high at all other
times. Typical examples of how to connect the dual interface as
I2C or SPI are shown in Figure 31 and Figure 32.
I2C ADDRESS = 1001 000
Figure 31. Typical I2C Interface Connection
Figure 32. Typical SPI Interface Connection
The following sections describe in detail how to use the I2C and
SPI protocols associated with the ADT7411.
I2C Serial Interface
Like all I2C compatible devices, the ADT7411 has a 7-bit serial
address. The four MSBs of this address for the ADT7411 are set
to 1001. The three LSBs are set by Pin 11, ADD. The ADD pin
can be configured three ways to give three different address
options: low, floating, and high. Setting the ADD pin low gives a
serial bus address of 1001 000, leaving it floating gives the
Address 1001 010, and setting it high gives the Address 1001
011. The recommended pull-up resistor value is 10 kΩ.
There is an enable/disable bit for the SMBus timeout. When this
is enabled, the SMBus times out after 25 ms of no activity. To
enable it, set Bit 6 of the Control Configuration 2 register. The
power-up default is with the SMBus timeout disabled.
The ADT7411 supports SMBus packet error checking (PEC)
and its use is optional. It is triggered by supplying the extra
clocks for the PEC byte. The PEC is calculated using CRC-8.
The frame clock sequence (FCS) conforms to CRC-8 by the
C (x) = x8 + x2 + x1 +1
Consult the SMBus specification for more information.
The serial bus protocol operates as follows:
The master initiates a data transfer by establishing a start
condition, defined as a high-to-low transition on the serial
data line SDA while the serial clock line SCL remains high.
This indicates that an address/data stream follows. All slave
peripherals connected to the serial bus respond to the start
condition and shift in the next eight bits, consisting of a
7-bit address (MSB first) plus an R/W bit, which
determines the direction of the data transfer, that is,
whether data is written to or read from the slave device.

Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36 

Datasheet Download

Go To PDF Page

Link URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com

Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn