Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

ISL6700 Datasheet(PDF) 5 Page - Intersil Corporation

Part No. ISL6700
Description  80V/1.25A Peak, Medium Frequency, Low Cost, Half-Bridge Driver
Download  8 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  INTERSIL [Intersil Corporation]
Homepage  http://www.intersil.com/cda/home
Logo 

ISL6700 Datasheet(HTML) 5 Page - Intersil Corporation

   
Zoom Inzoom in Zoom Outzoom out
 5 / 8 page
background image
5
FN9077.6
December 29, 2004
GATE DRIVER OUTPUT PINS: LO & HO
Low Level Output Voltage
VOL
IOUT = 0A
-
-
0.1
-
0.1
V
High Level Output Voltage
VDD-VOH
IOUT = 0A
-
-
0.1
-
0.1
V
Peak Pullup Current
IO+VOUT = 0V
-
1.4
-
-
-
A
Peak Pulldown Current
IO-VOUT = 12V
-
1.3
-
-
-
A
Electrical Specifications
VDD = VHB = 12V, VSS = VHS = 0V, No Load on LO or HO, Unless Otherwise Specified (Continued)
PARAMETERS
SYMBOL
TEST CONDITIONS
TJ = 25°C
TJ = -40°C TO
125°C
UNITS
MIN
TYP
MAX
MIN
MAX
Switching Specifications VDD = VHB = 12V, VSS = VHS = 0V, No Load on LO or HO, Unless Otherwise Specified
PARAMETERS
SYMBOL
TEST
CONDITIONS
TJ = 25°C
TJ = -40°C
TO 125°C
UNITS
MIN
TYP
MAX
MIN
MAX
Lower Turn-off Propagation Delay
(LI Falling to LO Falling)
tLPHL
-
45
50
-
65
ns
Upper Turn-off Propagation Delay
(HI Falling to HO Falling)
tHPHL
-
60
75
-
90
ns
Lower Turn-on Propagation Delay
(LI Rising to LO Rising)
tLPLH
-
75
82
-
95
ns
Upper Turn-on Propagation Delay
(HI Rising to HO Rising)
tHPLH
-
70
75
-
95
ns
Deadtime, (tHPLH - tLPHL)DHtON
LI, HI switched simultaneously
0
24
-
0
-
ns
Deadtime, (tLPLH - tHPHL)DLtON
017
-
0
-
ns
Rise Time
tR
-5
20
-
25
ns
Fall Time
tF
-5
20
-
25
ns
Delay Matching: Lower Turn-On and Upper Turn-Off
tMON
-8
20
-
25
ns
Delay Matching: Lower Turn-Off and Upper Turn-On
tMOFF
-
-15
25
-
30
ns
Pin Descriptions
SYMBOL
DESCRIPTION
VDD
Positive supply to control logic and lower gate drivers. De-couple this pin to VSS. Connect anode of bootstrap diode to this pin.
HI
Logic level input that controls the HO output.
LI
Logic level input that controls the LO output.
VSS
Chip negative supply, generally will be ground.
LO
Low-side output. Connect to gate of low-side power MOSFET.
HS
High-side source connection. Connect to source of high-side power MOSFET. Connect negative side of bootstrap capacitor to this
pin.
HO
High-side output. Connect to gate of high-side power MOSFET.
HB
High-side bootstrap supply. External bootstrap diode and capacitor are required. Connect cathode of bootstrap diode and positive
side of bootstrap capacitor to this pin.
EPAD
Exposed pad. Connect to ground or float. The EPAD is electrically isolated from all other pins.
ISL6700


Html Pages

1  2  3  4  5  6  7  8 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn