Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

ISL6225CAZA Datasheet(PDF) 8 Page - Intersil Corporation

Part # ISL6225CAZA
Description  Dual Mobile-Friendly PWM Controller with DDR Memory Option
Download  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTERSIL [Intersil Corporation]
Direct Link  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

ISL6225CAZA Datasheet(HTML) 8 Page - Intersil Corporation

Back Button ISL6225CAZA Datasheet HTML 4Page - Intersil Corporation ISL6225CAZA Datasheet HTML 5Page - Intersil Corporation ISL6225CAZA Datasheet HTML 6Page - Intersil Corporation ISL6225CAZA Datasheet HTML 7Page - Intersil Corporation ISL6225CAZA Datasheet HTML 8Page - Intersil Corporation ISL6225CAZA Datasheet HTML 9Page - Intersil Corporation ISL6225CAZA Datasheet HTML 10Page - Intersil Corporation ISL6225CAZA Datasheet HTML 11Page - Intersil Corporation ISL6225CAZA Datasheet HTML 12Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 19 page
background image
8
FN9049.7
December 28, 2004
Description
Operation
The ISL6225 is a dual channel PWM controller intended for
use in power supplies for graphic chipset, SDRAM, DDR
DRAM or other low voltage power applications in modern
notebook and sub-notebook PCs. The IC integrates two
control circuits for two synchronous buck converters. The
output voltage of each controller can be set in the range of
0.9V to 5.5V by an external resistive divider. Out-of-phase
operation with 180 degree phase shift reduces input current
ripple.
The synchronous buck converters can operate from either
an unregulated DC source such as a notebook battery with a
voltage ranging from 5.0V to 24V, or from a regulated system
rail of 3.3V or 5V. In either mode of operation the controller is
biased from the +5V source.
The controllers operate in the current mode with input
voltage feed-forward for simplified feedback loop
compensation and reduced effect of the input voltage
variation. An integrated feedback loop compensation
dramatically reduces the number of external components.
Depending on the load level, converters can operate either
in a fixed-frequency mode or in a hysteretic mode. Switch-
over to the hysteretic mode operation at light loads improves
the converters' efficiency and prolongs battery run time. The
hysteretic mode of operation can be inhibited independently
for each channel if a variable frequency operation is not
desired.
The ISL6225 has a special means to rearrange its internal
architecture into a complete DDR solution. When DDR input
is set high, the second channel can provide the capability to
track the output voltage of the first channel. The buffered
reference voltage required by DDR memory chips is also
provided.
Initialization
The Power-On Reset (POR) function continually monitors
the bias supply voltage on the VCC pin and initiates soft-start
operation after the input supply voltage exceeds 4.5V.
Should this voltage drop lower than 4.0V, the POR disables
the chip.
Soft-Start
When soft-start is initiated, the voltage on the SOFT pin
starts to ramp gradually due to the 5µA current sourced into
the external soft-start capacitor. The output voltage starts to
follow the soft-start voltage.
When the SOFT pin voltage reaches a level of 0.9V, the
output voltage comes into regulation while the soft-start pin
voltage continues to rise. When the SOFT voltage reaches
1.5V, the power good (PGOOD), the mode control, and the
fault functions are enabled, as depicted in Figure 3.
This completes the soft-start sequence. Further rise of pin
voltage does not affect the output voltage. During the soft-
start, the converter always operates in continuous
conduction mode independently of the load level or FCCM
pin potential.
The soft-start time (the time from the moment when EN
becomes high to the moment when PGOOD is reported) is
determined by the following equation.
The time it takes the output voltage to come into regulation
can be obtained from the following equation.
Having such a spread between the time when the output
voltage reaches the regulation point and the moment when
PGOOD is reported allows for a fault-safe test mode by
means of an external circuit that clamps the SOFT pin
voltage on the level 0.9V < VSOFT < 1.5V.
Output Voltage Program
The output voltage of either channel is set by a resistive divider
from the output to ground. The center point of the divider is
connected to VSEN pin as shown in Figure 4. The output
voltage value is determined by the following equation.
Where 0.9V is the value of the internal reference. The VSEN
pin voltage is also used by the controller for the power good
function and to detect Undervoltage and Overvoltage
conditions.
FIGURE 3. START UP
Ch3 1.0V
Ch2 2.0V
Ch4 5.0V
M1.00ms
Ch1 5.0V
3
2
4
1
EN
0.9V
1.5V
SOFT
VOUT
PGOOD
TSOFT
1.5V Csoft
×
5
µA
----------------------------------
=
TRISE 0.6 TSOFT
×
=
VO
0.9V
R1 R2
+
()
R2
----------------------------------------------
=


Similar Part No. - ISL6225CAZA

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
ISL6225CAZA RENESAS-ISL6225CAZA Datasheet
851Kb / 19P
   Dual Mobile-Friendly PWM Controller with DDR Memory Option
More results

Similar Description - ISL6225CAZA

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
ISL6225 RENESAS-ISL6225 Datasheet
851Kb / 19P
   Dual Mobile-Friendly PWM Controller with DDR Memory Option
logo
Intersil Corporation
ISL6227 INTERSIL-ISL6227 Datasheet
897Kb / 26P
   Dual Mobile-Friendly PWM Controller with DDR Option
logo
Renesas Technology Corp
ISL6227 RENESAS-ISL6227 Datasheet
1Mb / 27P
   Dual Mobile-Friendly PWM Controller with DDR Option
logo
Intersil Corporation
ISL6227 INTERSIL-ISL6227_07 Datasheet
861Kb / 28P
   Dual Mobile-Friendly PWM Controller with DDR Option
ISL6227 INTERSIL-ISL6227 Datasheet
840Kb / 27P
   Dual Mobile-Friendly PWM Controller with DDR Option
logo
Fairchild Semiconductor
FAN5236 FAIRCHILD-FAN5236_10 Datasheet
501Kb / 19P
   Dual Mobile-Friendly DDR / Dual-Output PWM Controller
logo
ON Semiconductor
FAN5236 ONSEMI-FAN5236 Datasheet
453Kb / 19P
   Dual Mobile-Friendly DDR / Dual-Output PWM Controller
Nov ember-2017, Rev. 2
logo
Fairchild Semiconductor
FAN5236 FAIRCHILD-FAN5236 Datasheet
199Kb / 20P
   Dual Mobile-Friendly DDR / Dual-output PWM Controller
FAN5236 FAIRCHILD-FAN5236_04 Datasheet
234Kb / 20P
   Dual Mobile-Friendly DDR / Dual-output PWM Controller
logo
Anpec Electronics Corop...
APW7108 ANPEC-APW7108 Datasheet
746Kb / 28P
   Dual Mobile-Friendly PWM Controller
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com