Electronic Components Datasheet Search |
|
ISL5761IA Datasheet(PDF) 5 Page - Intersil Corporation |
|
ISL5761IA Datasheet(HTML) 5 Page - Intersil Corporation |
5 / 13 page 5 Spurious Free Dynamic Range, SFDR to Nyquist (fCLK/2) fCLK = 210MSPS, fOUT = 80.8MHz (Notes 4, 7) - 50 - dBc fCLK = 210MSPS, fOUT = 40.4MHz (Notes 4, 7, 9) - 58 - dBc fCLK = 200MSPS, fOUT = 20.2MHz, T = 25 oC (Notes 4, 7) 58 60 - dBc fCLK = 200MSPS, fOUT = 20.2MHz, T = -40 oC to 85oC (Notes 4, 7) 56 - - dBc fCLK = 130MSPS, fOUT = 50.5MHz (Notes 4, 7) - 55 - dBc fCLK = 130MSPS, fOUT = 40.4MHz (Notes 4, 7) - 60 - dBc fCLK = 130MSPS, fOUT = 20.2MHz (Notes 4, 7) - 68 - dBc fCLK = 130MSPS, fOUT = 10.1MHz (Notes 4, 7) - 70 - dBc fCLK = 130MSPS, fOUT = 5.05MHz, T = 25 oC (Notes 4, 7) 68 75 - dBc fCLK = 130MSPS, fOUT = 5.05MHz, T = -40 oC to 85oC (Notes 4, 7) 66 - - dBc fCLK = 100MSPS, fOUT = 40.4MHz (Notes 4, 7) - 58 - dBc fCLK = 80MSPS, fOUT = 30.3MHz (Notes 4, 7) - 61 - dBc fCLK = 80MSPS, fOUT = 20.2MHz (Notes 4, 7) - 67 - dBc fCLK = 80MSPS, fOUT = 10.1MHz (Notes 4, 7, 9) - 69 - dBc fCLK = 80MSPS, fOUT = 5.05MHz (Notes 4, 7) - 74 - dBc fCLK = 50MSPS, fOUT = 20.2MHz (Notes 4, 7) - 66 - dBc fCLK = 50MSPS, fOUT = 10.1MHz (Notes 4, 7) - 72 - dBc fCLK = 50MSPS, fOUT = 5.05MHz (Notes 4, 7) - 75 - dBc Spurious Free Dynamic Range, SFDR in a Window with Eight Tones fCLK = 210MSPS, fOUT = 28.3MHz to 45.2MHz, 2.1MHz Spacing, 50MHz Span (Notes 4, 7, 9) -63 - dBc fCLK = 130MSPS, fOUT =17.5MHz to 27.9MHz, 1.3MHz Spacing, 35MHz Span (Notes 4, 7) -66 - dBc fCLK = 80MSPS, fOUT = 10.8MHz to 17.2MHz, 811kHz Spacing, 15MHz Span (Notes 4, 7) -73 - dBc fCLK = 50MSPS, fOUT = 6.7MHz to 10.8MHz, 490kHz Spacing, 10MHz Span (Notes 4, 7) -75 - dBc Spurious Free Dynamic Range, SFDR in a Window with EDGE or GSM fCLK = 78MSPS, fOUT = 11MHz, in a 20MHz Window, RBW=30kHz (Notes 4, 7, 9) -83 - dBc Adjacent Channel Power Ratio, ACPR with UMTS fCLK = 76.8MSPS, fOUT = 19.2MHz, RBW=30kHz (Notes 4, 7, 9) - 65 - dB VOLTAGE REFERENCE Internal Reference Voltage, VFSADJ Pin 18 Voltage with Internal Reference 1.2 1.23 1.3 V Internal Reference Voltage Drift - ±40 - ppm/oC Internal Reference Output Current Sink/Source Capability Reference is not intended to be externally loaded (REFIO pin) - 0 - µA Reference Input Impedance -1 - MΩ Reference Input Multiplying Bandwidth (Note 7) - 1.0 - MHz DIGITAL INPUTS D9-D0, CLK Input Logic High Voltage with 3.3V Supply, VIH (Note 3) 2.3 3.3 - V Input Logic Low Voltage with 3.3V Supply, VIL (Note 3) - 0 1.0 V Sleep Input Current, IIH -25 - +25 µA Electrical Specifications AVDD = DVDD = +3.3V, VREF = Internal 1.2V, IOUTFS = 20mA, TA = 25 oC for All Typical Values (Continued) PARAMETER TEST CONDITIONS TA = -40 oC TO 85oC UNITS MIN TYP MAX ISL5761 |
Similar Part No. - ISL5761IA |
|
Similar Description - ISL5761IA |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |