Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

ADN2819 Datasheet(PDF) 16 Page - Analog Devices

Part No. ADN2819
Description  Multirate to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp
Download  24 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

ADN2819 Datasheet(HTML) 16 Page - Analog Devices

Back Button ADN2819_15 Datasheet HTML 12Page - Analog Devices ADN2819_15 Datasheet HTML 13Page - Analog Devices ADN2819_15 Datasheet HTML 14Page - Analog Devices ADN2819_15 Datasheet HTML 15Page - Analog Devices ADN2819_15 Datasheet HTML 16Page - Analog Devices ADN2819_15 Datasheet HTML 17Page - Analog Devices ADN2819_15 Datasheet HTML 18Page - Analog Devices ADN2819_15 Datasheet HTML 19Page - Analog Devices ADN2819_15 Datasheet HTML 20Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 24 page
background image
ADN2819
Rev. B | Page 16 of 24
50
50
QUANTIZER
+
ADN2819
VREF
NIN
PIN
50
50
VCC
TDINP/N
LOOPEN
BYPASS
CDR
RETIMED
DATA
CLK
0
1
10
DATAOUTP/N
CLKOUTP/N SQUELCH
FROM
QUANTIZER
OUTPUT
Figure 21. Test Modes
SQUELCH MODE
When the squelch input is driven to a TTL high state, the clock
and data outputs are set to the zero state to suppress down-
stream processing. If desired, this pin can be directly driven by
the LOS (loss of signal) detector output (SDOUT). If the
squelch function is not required, the pin should be tied to VEE.
TEST MODES: BYPASS AND LOOPBACK
When the bypass input is driven to a TTL high state, the
quantizer output is connected directly to the buffers driving the
data out pins, thus bypassing the clock recovery circuit (see
Figure 21). This feature can help the system deal with
nonstandard bit rates.
The loopback mode can be invoked by driving the LOOPEN
pin to a TTL high state, which facilitates system diagnostic
testing. This connects the test inputs (TDINP/N) to the clock
and data recovery circuit (per Figure 21). The test inputs have
internal 50 Ω terminations, and can be left floating when not in
use. TDINP/N are CML inputs and can only be dc-coupled
when being driven by CML outputs. The TDINP/N inputs must
be ac-coupled if driven by anything other than CML outputs.
Bypass and loopback modes are mutually exclusive: only one of
these modes can be used at any given time. The ADN2819 is put
into an indeterminate state if both the BYPASS and LOOPEN
pins are set to Logic 1 at the same time.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn