Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

ADN2819 Datasheet(PDF) 13 Page - Analog Devices

Part No. ADN2819
Description  Multirate to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp
Download  24 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AD [Analog Devices]
Homepage  http://www.analog.com
Logo AD - Analog Devices

ADN2819 Datasheet(HTML) 13 Page - Analog Devices

Back Button ADN2819_15 Datasheet HTML 9Page - Analog Devices ADN2819_15 Datasheet HTML 10Page - Analog Devices ADN2819_15 Datasheet HTML 11Page - Analog Devices ADN2819_15 Datasheet HTML 12Page - Analog Devices ADN2819_15 Datasheet HTML 13Page - Analog Devices ADN2819_15 Datasheet HTML 14Page - Analog Devices ADN2819_15 Datasheet HTML 15Page - Analog Devices ADN2819_15 Datasheet HTML 16Page - Analog Devices ADN2819_15 Datasheet HTML 17Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 24 page
background image
ADN2819
Rev. B | Page 13 of 24
The gain of the loop integrator is small for high jitter
frequencies, so larger phase differences are needed to make the
loop control voltage big enough to tune the range of the phase
shifter. Large phase errors at high jitter frequencies cannot be
tolerated. In this region, the gain of the integrator determines
the jitter accommodation. Since the gain of the loop integrator
declines linearly with frequency, jitter accommodation is lower
with higher jitter frequency. At the highest frequencies, the loop
gain is very small and little tuning of the phase shifter can be
expected. In this case, jitter accommodation is determined by
the eye opening of the input data, the static phase error, and the
residual loop jitter generation. The jitter accommodation is
roughly 0.5 UI in this region. The corner frequency between the
declining slope and the flat region is the closed-loop bandwidth
of the delay-locked loop, which is roughly 5 MHz for OC-12,
OC-48, and GbE data rates, and 600 kHz for OC-3 data rates.
JITTER PEAKING
IN ORDINARY PLL
ADN2819
Z(s)
X(s)
f (kHz)
JITTER
GAIN
(dB)
o
n psh
d psh
c
Figure 16. Jitter Response vs. Conventional PLL


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn