Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

ADN2816 Datasheet(PDF) 13 Page - Analog Devices

Part # ADN2816
Description  Continuous Rate 10 Mb/s to 675 Mb/s Clock and Data Recovery IC
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADN2816 Datasheet(HTML) 13 Page - Analog Devices

Back Button ADN2816_15 Datasheet HTML 9Page - Analog Devices ADN2816_15 Datasheet HTML 10Page - Analog Devices ADN2816_15 Datasheet HTML 11Page - Analog Devices ADN2816_15 Datasheet HTML 12Page - Analog Devices ADN2816_15 Datasheet HTML 13Page - Analog Devices ADN2816_15 Datasheet HTML 14Page - Analog Devices ADN2816_15 Datasheet HTML 15Page - Analog Devices ADN2816_15 Datasheet HTML 16Page - Analog Devices ADN2816_15 Datasheet HTML 17Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 24 page
background image
Data Sheet
ADN2816
Rev. C | Page 13 of 24
At medium jitter frequencies, the gain and tuning range of the
VCO are not large enough to track input jitter. In this case, the
VCO control voltage becomes large and saturates, and the VCO
frequency dwells at one extreme of its tuning range or at the
other. The size of the VCO tuning range, therefore, has only a
small effect on the jitter accommodation. The delay-locked loop
control voltage is now larger, and therefore the phase shifter
takes on the burden of tracking the input jitter. The phase
shifter range, in UI, can be seen as a broad plateau on the jitter
tolerance curve. The phase shifter has a minimum range of 2 UI
at all data rates.
The gain of the loop integrator is small for high jitter
frequencies; therefore, larger phase differences are needed to
make the loop control voltage large enough to tune the range of
the phase shifter. Large phase errors at high jitter frequencies
cannot be tolerated. In this region, the gain of the integrator
determines the jitter accommodation. Because the gain of the
loop integrator declines linearly with frequency, jitter accom-
modation is lower with higher jitter frequency. At the highest
frequencies, the loop gain is very small, and little tuning of the
phase shifter can be expected. In this case, jitter accommodation is
determined by the eye opening of the input data, the static
phase error, and the residual loop jitter generation. The jitter
accommodation is roughly 0.5 UI in this region. The corner
frequency between the declining slope and the flat region is
the closed loop bandwidth of the delay-locked loop, which is
roughly 1.0 MHz at 675 Mb/s.


Similar Part No. - ADN2816_15

ManufacturerPart #DatasheetDescription
logo
Analog Devices
ADN2816ACPZ AD-ADN2816ACPZ Datasheet
395Kb / 24P
   Continuous Rate 10 Mb/s to 675 Mb/s Clock and Data Recovery IC
Rev. C
ADN2816ACPZ-500RL7 AD-ADN2816ACPZ-500RL7 Datasheet
395Kb / 24P
   Continuous Rate 10 Mb/s to 675 Mb/s Clock and Data Recovery IC
Rev. C
ADN2816ACPZ-RL7 AD-ADN2816ACPZ-RL7 Datasheet
395Kb / 24P
   Continuous Rate 10 Mb/s to 675 Mb/s Clock and Data Recovery IC
Rev. C
ADN2816XCPZ AD-ADN2816XCPZ Datasheet
299Kb / 27P
   Continuous Rate 12.3 Mb/s to 675 Mb/s Clock and Data Recovery IC
Rev. PrA
More results

Similar Description - ADN2816_15

ManufacturerPart #DatasheetDescription
logo
Analog Devices
ADN2816ACPZ AD-ADN2816ACPZ Datasheet
395Kb / 24P
   Continuous Rate 10 Mb/s to 675 Mb/s Clock and Data Recovery IC
Rev. C
ADN2816 AD-ADN2816 Datasheet
299Kb / 27P
   Continuous Rate 12.3 Mb/s to 675 Mb/s Clock and Data Recovery IC
Rev. PrA
ADN2814 AD-ADN2814 Datasheet
336Kb / 28P
   Continuous Rate 12.3 Mb/s to 675 Mb/s Clock and Data Recovery IC with Integrated Limiting Amp
Rev. PrA
ADN2815 AD-ADN2815 Datasheet
454Kb / 24P
   Continuous Rate 10 Mb/s to 1.25 Gb/s Clock and Data Recovery IC
REV. 0
ADN2815 AD-ADN2815_15 Datasheet
385Kb / 24P
   Continuous Rate 10 Mb/s to 1.25 Gb/s Clock and Data Recovery IC
REV. C
ADN2812ACPZ-RL7 AD-ADN2812ACPZ-RL7 Datasheet
409Kb / 28P
   Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery
Rev. E
ADN2813 AD-ADN2813 Datasheet
522Kb / 28P
   Continuous Rate 10 Mb/s to 1.25 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp
REV. 0
ADN2812 AD-ADN2812 Datasheet
478Kb / 28P
   Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp
REV. 0
logo
TriQuint Semiconductor
TQ8103 TRIQUINT-TQ8103 Datasheet
194Kb / 9P
   622 Mb/s Clock & Data Recovery
logo
Analog Devices
ADN2817 AD-ADN2817 Datasheet
322Kb / 35P
   Continuous Rate 12.3Mb/s to 2.7Gb/s Clock and Data Recovery ICs
Rev.PrA
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com