Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

IH6108 Datasheet(PDF) 1 Page - Intersil Corporation

Part No. IH6108
Description  8-Channel CMOS Analog Multiplexer
Download  9 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  INTERSIL [Intersil Corporation]
Homepage  http://www.intersil.com/cda/home
Logo 

IH6108 Datasheet(HTML) 1 Page - Intersil Corporation

   
Zoom Inzoom in Zoom Outzoom out
 1 / 9 page
background image
12-128
Semiconductor
April 1999
IH6108
8-Channel
CMOS Analog Multiplexer
Features
• Ultra Low Leakage - ID(OFF) ≤ 100pA (Typ)
•rDS(ON) < 400Ω Over Full Signal and Temperature
Range
• Power Supply Quiescent Current Less Than 100
µA
±14V Analog Signal Range
• No SCR Latchup
• Break-Before-Make Switching
• Binary Address Control (3 Address Inputs Control 8
Channels)
• TTL and CMOS Compatible Strobe Control
• Pin Compatible with DG508A, HI-508 and ADG508A
• Internal Diode in Series with V+ for Fault Protection
Description
The IH6108 is a CMOS 1-of-8 multiplexer. The part is a plug-
in replacement for the DG508A. Three-line decoding is used
so that the 8 channels can be controlled by 3 Address
inputs; additionally a fourth input is provided for use as a
system enable. When the ENABLE input is high (5V), a
channel is selected by the three Address inputs, and when
low (0V) all channels are off. The 3 Address inputs are TTL
and CMOS logic compatible, with a “1” corresponding to any
voltage greater than 2.4V.
Pinout
IH6108
(CERDIP, PDIP)
TOP VIEW
Functional Diagram
Part Number Information
PART
NUMBER
TEMP.
RANGE (oC)
PACKAGE
PKG.
NO.
IH6108MJE
-55 to 125
16 Ld CERDIP
F16.3
IH6108MJE/883B
-55 to 125
16 Ld CERDIP
F16.3
IH6108CJE
0 to 70
16 Ld CERDIP
F16.3
IH6108CPE
0 to 70
16 Ld PDIP
E16.3
14
15
16
9
13
12
11
10
1
2
3
4
5
7
6
8
A0
EN
V-
S2
S3
S4
A1
GND
S5
S6
S7
A2
S8
V+
S1
D
TRUTH TABLE
A2
A1
A0
EN
ON SWITCH
x
x
x
0
None
000
1
1
001
1
2
010
1
3
011
1
4
100
1
5
101
1
6
110
1
7
111
1
8
NOTE: A0, A1, A2
Logic “1” = VAH ≥ 2.4V, VENH ≥ 4.5V
Logic “0” = VAL ≤ 0.8V.
S1
S2
S3
S4
S5
S7
S8
S6
VOUT
D
ADDRESS DECODER
1 OF 8
ENABLE
INPUT
A0 A1 A2
EN
3 LINE BINARY ADDRESS INPUT
ABOVE EXAMPLE SHOWS
(1 0 1) AND EN AT 5V
CHANNEL 6 TURNED ON.
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.
Copyright
© Harris Corporation 1997
File Number
3156.2
OBSOLETE
PRODUCT
POSSIBLE
SUBSTITUTE
PRODUCT
DG408,
DG508A,
HI-0508(A)


Html Pages

1  2  3  4  5  6  7  8  9 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn