 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
HS-82C55ARH Datasheet(PDF) 17 Page - Intersil Corporation |
|
||||||||||||||||||||||||||||||
HS-82C55ARH Datasheet(HTML) 17 Page - Intersil Corporation |
|
|
17 / 23 page  986 HS-82C55ARH CONTROL WORD #12 CONTROL WORD #13 CONTROL WORD #14 CONTROL WORD #15 Mode 0 Configurations (Continued) D7 D6 D5 D4 D3 D2 D1 D0 1001100 0 A C B 8 4 4 8 PA7 - PA0 PC7 - PC4 PC3 - PC0 PB7 - PB0 D7 - D0 D7 D6 D5 D4 D3 D2 D1 D0 1001100 1 A C B 8 4 4 8 PA7 - PA0 PC7 - PC4 PC3 - PC0 PB7 - PB0 D7 - D0 D7 D6 D5 D4 D3 D2 D1 D0 1001101 0 A C B 8 4 4 8 PA7 - PA0 PC7 - PC4 PC3 - PC0 PB7 - PB0 D7 - D0 D7 D6 D5 D4 D3 D2 D1 D0 1001101 1 A C B 8 4 4 8 PA7 - PA0 PC7 - PC4 PC3 - PC0 PB7 - PB0 D7 - D0 Operating Modes Mode 1 (Strobed Input/Output) This functional configuration provides a means for transfer- ring I/O data to or from a specified port in conjunction with strobes or “handshaking” signals. In Mode 1, Port A and Port B use the lines on Port C to generate or accept these “hand- shaking” signals. Mode 1 Basic Functional Definitions: • Two Groups (Group A and Group B) • Each group contains one 8-bit port and one 4-bit control/ data port. • The 8-bit data port can be either input or output. Both inputs and outputs are latched. • The 4-bit port is used for control and status of the 8-bit port. Input Control Signal Definition STB (Strobe Input) A “low” on this input loads data into the input latch. IBF (Input Buffer Full F/F) A “high” on this output indicates that the data has been loaded into the input latch; in essence, an acknowledgment. IBF is set by STB input being low and is reset by the rising edge of the RD input. INTR (Interrupt Request) A “high” on this output can be used to interrupt the CPU when an input device is requesting service. INTR is set by the rising edge of STB and reset by the falling edge of RD. This procedure allows an input device to request service from the CPU by simply strobing its data into the port. INTE A Controlled by Bit Set/Reset of PC4. INTE B Controlled by Bit Set/Reset of PC2. FIGURE 15. MODE 1 INPUT INTE A PC6, 7 1 = INPUT 0 = OUTPUT D7 D6 D5 D4 D3 D2 D1 D0 1 CONTROL WORD MODE 1 (PORT B) 11 PA7 - PA0 PC4 PC5 PC3 PC6, 7 RD 8 STB IBF INTR I/O 2 INTE B PB7 - PB0 PC2 PC1 PC0 RD 8 STB IBF INTR B B B A A A D7 D6 D5 D4 D3 D2 D1 D0 1011 1/0 CONTROL WORD MODE 1 (PORT A) Spec Number 518060 |
Similar Part No. - HS-82C55ARH |
|
Similar Description - HS-82C55ARH |
|
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
