Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

HI2325 Datasheet(PDF) 5 Page - Intersil Corporation

Part No. HI2325
Description  3.3V Dual 8-Bit, 40MSPS A/D Converter with Internal Reference and Digital Clamp
Download  7 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  INTERSIL [Intersil Corporation]
Homepage  http://www.intersil.com/cda/home
Logo 

HI2325 Datasheet(HTML) 5 Page - Intersil Corporation

   
Zoom Inzoom in Zoom Outzoom out
 5 / 7 page
background image
5
Analog Input Bias Current, IBA or IBBVINA/VINB = ART/BRT, ARB/BRB, DC
(Notes 2, 3)
---
µA
Full Power Input Bandwidth, FPBW
fS = 40MHz, (Note 2)
-
-
-
MHz
REFERENCE VOLTAGE INPUT
Reference Voltage Input Range
-
-
-
V
Total Reference Resistance, RRIN
-
370
-
k
Reference Current, IRIN
-
5.4
-
mA
Self Bias
VRB
-
0.54
-
VRT
-
1.9
-
SAMPLING CLOCK INPUT
Input Logic High Voltage, VIH
CLK
2.0
-
-
V
Input Logic Low Voltage, VIL
CLK
-
-
0.8
V
Input Logic High Current, IIH
CLK, VIH = 3.3V
-
-
-
µA
Input Logic Low Current, IIL
CLK, VIL = 0V
-
-
-
µA
Input Capacitance, CIN
CLK
-
-
-
pF
DIGITAL OUTPUTS
Output Logic High Voltage, VOH
IOH = 100µA; DVDD = 3.3V
-
-
-
V
Output Logic Low Voltage, VOL
IOL = 1.5mA; DVDD = 3.3V
-
-
-
V
Output Logic High Voltage, VOH
IOH = 100µA; DVDD = 3.0V
-
-
-
V
Output Logic Low Voltage, VOL
IOL = 100µA; DVDD = 3.0V
-
-
-
V
Output Capacitance, COUT
---
pF
TIMING CHARACTERISTICS
Aperture Delay, tAP
-4-
ns
Aperture Jitter, tAJ
-5-
psRMS
Data Output Hold, tH
-
10.7
-
ns
Data Output Delay, tOD
-
11.7
-
ns
Data Latency, tLAT
For a Valid Sample (Note 2)
2
2
2
Cycles
Power-Up Initialization
Data Invalid Time (Note 2)
-
-
-
Cycles
Sample Clock Pulse Width (Low)
(Note 2)
11.25
12.5
-
ns
Sample Clock Pulse Width (High)
(Note 2)
11.25
12.5
-
ns
Sample Clock Duty Cycle Variation
-
±5-
%
POWER SUPPLY CHARACTERISTICS
Analog Supply Voltage, AVDD
(Note 2)
3.0
3.3
3.6
V
Digital Supply Voltage, DVDD
(Note 2)
3.0
3.3
3.6
V
Supply Current, IDD
fS = 40MSPS
-
30.3
-
mA
Power Dissipation
-
100
-
mW
Offset Error Sensitivity,
∆VOS
A VDD or DVDD = 3.3V ±5%
-
±0.125
-
LSB
Gain Error Sensitivity,
∆FSE
A VDD or DVDD = 3.3V ±5%
-
±0.15
-
LSB
NOTES:
2. Parameter guaranteed by design or characterization and not production tested.
3. With the clock low and DC input.
Electrical Specifications
AVDD =DVDD = +3.3V; VIN = 1.50V; fS = 40MSPS at 50% Duty Cycle;
CL = 10pF; TA = 25
oC; Unless Otherwise Specified (Continued)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNITS
HI2325


Html Pages

1  2  3  4  5  6  7 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn