Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

AD73360L Datasheet(PDF) 11 Page - Analog Devices

Part No. AD73360L
Description  Six-Input Channel Analog Front End
Download  32 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AD [Analog Devices]
Homepage  http://www.analog.com
Logo 

AD73360L Datasheet(HTML) 11 Page - Analog Devices

Zoom Inzoom in Zoom Outzoom out
 11 / 32 page
background image
REV. 0
AD73360L
–11–
Table IV. Control Word Description
15
14
13
12
11
10
9876543210
C/
D
R/
W
DEVICE ADDRESSS
REGISTER ADDRESS
REGISTER DATA
Control
Frame
Description
Bit 15
Control/
Data
When set high, it signifies a control word in Program or Mixed Program/Data Modes. When set
low, it signifies an invalid control word in Program Mode.
Bit 14
Read/
Write
When set low, it tells the device that the data field is to be written to the register selected by the
register field setting provided the address field is zero. When set high, it tells the device that the
selected register is to be written to the data field in the serial register and that the new control
word is to be output from the device via the serial output.
Bits 13–11
Device Address
This 3-bit field holds the address information. Only when this field is zero is a device selected. If
the address is not zero, it is decremented and the control word is passed out of the device via the
serial output.
Bits 10–8
Register Address
This 3-bit field is used to select one of the eight control registers on the AD73360L.
Bits 7–0
Register Data
This 8-bit field holds the data that is to be written to the selected register provided the device
address field is zero.
Table III. Control Register Map
Address (Binary)
Name
Description
Type
Width
Reset Setting (Hex)
000
CRA
Control Register A
R/
W
8
0x00
001
CRB
Control Register B
R/
W
8
0x00
010
CRC
Control Register C
R/
W
8
0x00
011
CRD
Control Register D
R/
W
8
0x00
100
CRE
Control Register E
R/
W
8
0x00
101
CRF
Control Register F
R/
W
8
0x00
110
CRG
Control Register G
R/
W
8
0x00
111
CRH
Control Register H
R/
W
8
0x00
Table V. Control Register A Description
7
654321
0
RESET
DC2
DC1
DC0
SLB
RES
MM
DATA/
PGM
Bit Name
Description
0
DATA/
PGM
Operating Mode (0 = Program; 1 = Data Mode)
1
MM
Mixed Mode (0 = OFF; 1 = Enabled)
2
Reserved
Must Be Programmed to Zero (0)
3
SLB
SPORT Loop-Back Mode (0 = OFF; 1 = Enabled)
4
DC0
Device Count (Bit 0)
5
DC1
Device Count (Bit 1)
6
DC2
Device Count (Bit 2)
7
RESET
Software Reset (0 = OFF; 1 = Initiates Reset)
CONTROL REGISTER A


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn