Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

CD4028BMS Datasheet(PDF) 1 Page - Intersil Corporation

Part No. CD4028BMS
Description  CMOS BCD-To-Decimal Decoder
Download  10 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  INTERSIL [Intersil Corporation]
Homepage  http://www.intersil.com/cda/home
Logo 

CD4028BMS Datasheet(HTML) 1 Page - Intersil Corporation

 
Zoom Inzoom in Zoom Outzoom out
 1 / 10 page
background image
7-788
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999
CD4028BMS
CMOS BCD-To-Decimal Decoder
Pinout
CD4028BMS
TOP VIEW
Functional Diagram
14
15
16
9
13
12
11
10
1
2
3
4
5
7
6
8
4
2
0
7
9
5
VSS
6
VDD
1
B
C
D
A
8
3
3
14
2
15
1
6
7
4
9
5
BUFFERED
OCTAL
DECODED
OUTPUTS
(1 OF 8)
BUFFERED
DECIMAL
DECODED
OUTPUTS
(1 OF 10)
10
13
12
11
3-BIT
BINARY
INPUTS
BCD
INPUTS
A
B
C
D
0
1
2
3
4
5
6
7
8
9
8
VSS
VDD
16
Features
• High Voltage Type (20V Rating)
• BCD-to-Decimal Decoding or Binary-to-Octal Decoding
• High Decoded Output Drive Capability
• “Positive Logic” Inputs and Outputs - Decoded Out-
puts Go High On Selection
• Medium-Speed Operation
- tPHL, tPLH = 80ns (typ) at VDD = 10V
• Standardized Symmetrical Output Characteristics
• 100% Tested For Quiescent Current at 20V
• Maximum Input Current of 1
µA at 18V Over Full
Package-Temperature Range;
- 100nA at 18V and +25oC
• Noise Margin (Over Full Package Temperature Range):
- 1V at VDD = 5V
- 2V at VDD = 10V
- 2.5V at VDD = 15V
• 5V, 10V and 15V Parametric Ratings
• Meets All Requirements of JEDEC Tentative Standard
No. 13B, “Standard Specifications for Description of
‘B’ Series CMOS Devices”
Applications
• Code Conversion
• Indication-Tube Decoder
• Address Decoding - Memory Selection Control
Description
CD4028BMS types are BCD-to-decimal or binary-to-octal
decoders consisting of buffering on all 4 inputs, decoding
logic gates, and 10 output buffers. A BCD code applied to
the four inputs, A to D, results in a high level at the selected
one of 10 decimal decoded outputs. Similarly, a 3-bit binary
code applied to inputs A through C is decoded in octal code
at output 0 to 7 if D = “0”. High drive capability is provided at
all outputs to enhance dc and dynamic performance in high
fan-out applications.
The CD4028BMS is supplied in these 16-lead outline pack-
ages:
Braze Seal DIP
H4S
Frit Seal DIP
H1E
Ceramic Flatpack H3X
December 1992
File Number
3303


Html Pages

1  2  3  4  5  6  7  8  9  10 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn