Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

ACS109MS Datasheet(PDF) 1 Page - Intersil Corporation

Part No. ACS109MS
Description  Radiation Hardened Dual J-K Flip-Flop with Set and Reset
Download  2 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  INTERSIL [Intersil Corporation]
Homepage  http://www.intersil.com/cda/home
Logo 

ACS109MS Datasheet(HTML) 1 Page - Intersil Corporation

   
Zoom Inzoom in Zoom Outzoom out
 1 / 2 page
background image
1
File Number
4760
ACS109MS
Radiation Hardened Dual J-K Flip-Flop
with Set and Reset
The Radiation Hardened ACS109MS is a Dual J-K Flip-
Flop with Set and Reset. These Flip-Flops have
independent J, K, Set, Reset, and Clock inputs and Q and
Q outputs. The outputs change state on the positive-going
transition of the clock. Set and Reset are accomplished
asynchronously by Low-level inputs. All inputs are buffered
and the outputs are designed for balanced propagation
delay and transition times.
The ACS109MS is fabricated on a CMOS Silicon on
Sapphire (SOS) process, which provides an immunity to
Single Event Latch-up and the capability of highly reliable
performance in any radiation environment. These devices
offer significant power reduction and faster performance
when compared to ALSTTL types.
Specifications for Rad Hard QML devices are controlled
by the Defense Supply Center in Columbus (DSCC). The
SMD numbers listed below must be used when ordering.
Detailed Electrical Specifications for the ACS109MS are
contained in SMD 5962-98632. A “hot-link” is provided
on our homepage for downloading.
http://www.intersil.com/spacedefense/spaceselect.htm
Features
• QML Qualified Per MIL-PRF-38535 Requirements
• 1.25 Micron Radiation Hardened SOS CMOS
• Radiation Environment
- Latch-Up Free Under Any Conditions
- Total Dose (Max.) . . . . . . . . . . . . . . . . . 3 x 105 RAD(Si)
- SEU Immunity . . . . . . . . . . . . . <1 x 10-10 Errors/Bit/Day
- SEU LET Threshold . . . . . . . . . . . . >100MeV/(mg/cm2)
• Input Logic Levels. . . . VIL = (0.3)(VCC), VIH = (0.7)(VCC)
• Output Current
. . . . . . . . . . . . . . . . . . . . . . . . . . ±12mA (Min)
• Quiescent Supply Current . . . . . . . . . . . . . . . 10
µA (Max)
• Propagation Delay . . . . . . . . . . . . . . . . . . . . . . 25ns (Max)
Applications
• High Speed Control Circuits
• Sensor Monitoring
• Low Power Designs
Ordering Information
ORDERING NUMBER
INTERNAL MARKETING
NUMBER
TEMP. RANGE (oC)
PACKAGE
DESIGNATOR
5962F9863201VCC
ACS109DMSR-03
-55 to 125
16 Ld SBDIP
CDIP2-T16
ACS109D/SAMPLE-03
ACS109D/SAMPLE-03
25
16 Ld SBDIP
CDIP2-T16
5962F9863201VXC
ACS109KMSR-03
-55 to 125
16 Ld Flatpack
CDFP4-F16
ACS109K/SAMPLE-03
ACS109K/SAMPLE-03
25
16 Ld Flatpack
CDFP4-F16
5962F9863201V9A
ACS109HMSR-03
25
Die
NA
Pinouts
ACS109MS
(SBDIP)
TOP VIEW
ACS109MS
(FLATPACK)
TOP VIEW
14
15
16
9
13
12
11
10
1
2
3
4
5
7
6
8
1R
1J
1K
1CP
1S
1Q
GND
1Q
VCC
2J
2K
2CP
2S
2Q
2Q
2R
1R
1J
1K
1CP
1S
1Q
1Q
GND
2
3
4
5
6
7
8
116
15
14
13
12
11
10
9
VCC
2R
2J
2K
2CP
2S
2Q
2Q
Data Sheet
July 1999
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999


Html Pages

1  2 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn