82C55A

MODE 2 (BIDIRECTIONAL)

231256 – 26

Note

Any sequence where WR occurs before ACK AND STB occurs before RD is permissible

WRITE TIMING

231256 – 27

READ TIMING

231256 – 28

AC TESTING INPUT OUTPUT WAVEFORM

231256 – 29

AC Testing Inputs Are Driven At 24V For A Logic 1 And 045V

For A Logic 0 Timing Measurements Are Made At 20V For A

Logic 1 And 08 For A Logic 0

AC TESTING LOAD CIRCUIT

231256 – 30

23