82C55A datasheet(2/23 Pages) INTEL

Part #	82C55A

Description	CHMOS PROGRAMMABLE PERIPHERAL INTERFACE

Download	23 Pages

Scroll/Zoom	100%

Manufacturer	INTEL [Intel Corporation]

Direct Link	http://www.intel.com

Logo

2 / 23 page

82C55A

Table 1 Pin Description

Symbol

Pin Number

Type

Name and Function

Dip

PLCC

PA3–0

1–4

2–5

I O

PORT A PINS 0 – 3

Lower nibble of an 8-bit data output latch

buffer and an 8-bit data input latch

RD

56

I

READ CONTROL

This input is low during CPU read operations

CS

67

I

CHIP SELECT

A low on this input enables the 82C55A to

respond to RD and WR signals RD and WR are ignored

otherwise

GND

7

8

System Ground

A1–0

8–9

9–10

I

ADDRESS

These input signals in conjunction RD and WR

control the selection of one of the three ports or the control

word registers

A1

A0

RD

WR

CS

Input Operation (Read)

00010

Port A - Data Bus

01010

Port B - Data Bus

10010

Port C - Data Bus

11010

Control Word - Data Bus

Output Operation (Write)

00100

Data Bus - Port A

01100

Data Bus - Port B

10100

Data Bus - Port C

11100

Data Bus - Control

Disable Function

XXXX

1

Data Bus-3- State

X

1

0

Data Bus-3- State

PC7–4

10 – 13

1113 – 15

IO

PORT C PINS 4 – 7

Upper nibble of an 8-bit data output latch

buffer and an 8-bit data input buffer (no latch for input) This port

can be divided into two 4-bit ports under the mode control Each

4-bit port contains a 4-bit latch and it can be used for the control

signal outputs and status signal inputs in conjunction with ports

A and B

PC0–3

14–17

16–19

I O

PORT C PINS 0 – 3

Lower nibble of Port C

PB0-7

18 – 25

20 – 22

IO

PORT B PINS 0 – 7

An 8-bit data output latchbuffer and an 8-

24 – 28

bit data input buffer

VCC

26

29

SYSTEM POWER a

5V Power Supply

D7–0

27 – 34

30 – 33

IO

DATA BUS

Bi-directional tri-state data bus lines connected to

35 – 38

system data bus

RESET

35

39

I

RESET

A high on this input clears the control register and all

ports are set to the input mode

WR

36

40

I

WRITE CONTROL

This input is low during CPU write

operations

PA7–4

37–40

41–44

I O

PORT A PINS 4 – 7

Upper nibble of an 8-bit data output latch

buffer and an 8-bit data input latch

NC

1 12

No Connect

23 34

2

Similar Part No. - 82C55A

Manufacturer	Part #	Datasheet	Description
Intersil Corporation	82C55A	233Kb / 26P	CMOS Programmable Peripheral Interface June 1998
Harris Corporation	82C55A	234Kb / 26P	CMOS Programmable Peripheral Interface
Intersil Corporation	82C55A	554Kb / 29P	CMOS Programmable Peripheral Interface
Renesas Technology Corp	82C55A	818Kb / 30P	CMOS Programmable Peripheral Interface Dec 8, 2015
Intersil Corporation	82C55A	554Kb / 29P	CMOS Programmable Peripheral Interface

More results

Similar Description - 82C55A

Manufacturer	Part #	Datasheet	Description
Integral Corp.	IN82C55AN	341Kb / 21P	CHMOS PROGRAMMABLE PERIPHERAL INTERFACE
KODENSHI_AUK CORP.	KK82C55	592Kb / 22P	CHMOS PROGRAMMABLE PERIPHERAL INTERFACE
National Semiconductor ...	INS8255N	255Kb / 12P	PROGRAMMABLE PERIPHERAL INTERFACE
Toshiba Semiconductor	TMP8255A	685Kb / 19P	PROGRAMMABLE PERIPHERAL INTERFACE
NEC	UPD8255A	363Kb / 9P	PROGRAMMABLE PERIPHERAL INTERFACE
National Semiconductor ...	1NS8255	258Kb / 12P	Programmable Peripheral Interface
Digital Core Design	D8255	125Kb / 4P	Programmable Peripheral Interface
Mitsubishi Electric Sem...	M5L8255AP-5	1Mb / 18P	PROGRAMMABLE PERIPHERAL INTERFACE
Toshiba Semiconductor	TMP82C255A	682Kb / 32P	CMOS PROGRAMMABLE PERIPHERAL INTERFACE
Intersil Corporation	CS82C55AZ96	560Kb / 29P	CMOS Programmable Peripheral Interface

More results

82C55A Datasheet(PDF) 2 Page - Intel Corporation

82C55A Datasheet(HTML) 2 Page - Intel Corporation

Similar Part No. - 82C55A

Similar Description - 82C55A

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23

Datasheet Download

Link URL