Electronic Components Datasheet Search |
|
AD5258 Datasheet(PDF) 19 Page - Analog Devices |
|
AD5258 Datasheet(HTML) 19 Page - Analog Devices |
19 / 24 page Data Sheet AD5258 Rev. D | Page 19 of 24 ESD PROTECTION OF DIGITAL PINS AND RESISTOR TERMINALS The AD5258 VDD, VLOGIC, and GND power supplies define the boundary conditions for proper 3-terminal and digital input operation. Supply signals present on Terminal A, Terminal B, and Terminal W that exceed VDD or GND are clamped by the internal forward-biased ESD protection diodes (see Figure 40). Digital Input SCL and Digital Input SDA are clamped by ESD protection diodes with respect to VLOGIC and GND as shown in Figure 41. GND A W B VDD Figure 40. Maximum Terminal Voltages Set by VDD and GND GND SCL SDA VLOGIC Figure 41. Maximum Terminal Voltages Set by VLOGIC and GND POWER-UP SEQUENCE Because the ESD protection diodes limit the voltage compliance at Terminal A, Terminal B, and Terminal W (see Figure 40), it is important to power GND/VDD/VLOGIC before applying any volt- age to Terminal A, Terminal B, and Terminal W; otherwise, the diode is forward-biased such that VDD and VLOGIC are powered unintentionally and may affect the user’s circuit. The ideal power-up sequence is in the following order: GND, VDD, VLOGIC, digital inputs, and then VA, VB, VW. The relative order of powering VA, VB, VW and the digital inputs is not important as long as they are powered after GND, VDD, and VLOGIC. LAYOUT AND POWER SUPPLY BYPASSING It is good practice to employ compact, minimum lead length layout design. The leads to the inputs should be as direct as possible with minimum conductor length. Ground paths should have low resistance and low inductance. Similarly, it is also good practice to bypass the power supplies with quality capacitors for optimum stability. Supply leads to the device should be bypassed with disc or chip ceramic capaci- tors of 0.01 µF to 0.1 µF. In addition, low ESR 1 µF to 10 µF tantalum or electrolytic capacitors should be applied at the supplies to minimize any transient disturbance and low fre- quency ripple (see Figure 42). As well, the digital ground should be joined remotely to the analog ground at one point to minimize the ground bounce. VDD GND VDD C2 10µF C1 0.1µF AD5258 + Figure 42. Power Supply Bypassing MULTIPLE DEVICES ON ONE BUS The AD5258 has two configurable address pins, AD0 and AD1. The state of these two pins is registered upon power-up and decoded into a corresponding I2C-compatible 7-bit address (see Table 5). This allows up to four devices on the bus to be written to or read from independently. |
Similar Part No. - AD5258_15 |
|
Similar Description - AD5258_15 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |