Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

82371FB Datasheet(PDF) 63 Page - Intel Corporation

Part # 82371FB
Description  82371FB (PIIX) AND 82371SB (PIIX3) PCI ISA IDE XCELERATOR
Download  122 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

82371FB Datasheet(HTML) 63 Page - Intel Corporation

Back Button 82371FB Datasheet HTML 59Page - Intel Corporation 82371FB Datasheet HTML 60Page - Intel Corporation 82371FB Datasheet HTML 61Page - Intel Corporation 82371FB Datasheet HTML 62Page - Intel Corporation 82371FB Datasheet HTML 63Page - Intel Corporation 82371FB Datasheet HTML 64Page - Intel Corporation 82371FB Datasheet HTML 65Page - Intel Corporation 82371FB Datasheet HTML 66Page - Intel Corporation 82371FB Datasheet HTML 67Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 63 / 122 page
background image
E
82371FB (PIIX) AND 82371SB (PIIX3)
63
2.5.1.4.
Mask Register—Write Single Mask Bit
I/O Address:
Channels 0-3—0Ah; Channels 4-7—0D4h
Default Value:
Bits[1:0]=undefined; Bit 2=1; Bits[7:3]=0 (CPURST or a Master Clear)
Attribute:
Write Only
A channel's mask bit is automatically set when the Current Byte/Word Count Register reaches terminal
count (unless the channel is programmed for autoinitialization). Setting the entire register disables all
DMA requests until a clear mask register instruction allows them to occur. This instruction format is
similar to the format used with the DMA Request Register. Masking DMA channel 4 (DMA controller 2,
channel 0) also masks DMA channels [3:0].
Bit
Description
7:3
Reserved. Must be 0.
2
Channel Mask Select. 1=Disable DREQ for the selected channel. 0=Enable DREQ for the
selected channel.
1:0
DMA Channel Select. Bits [1:0] select the DMA Channel Mode Register for bit 2.
Bits[1:0]
Channel
00
Channel 0 (4)
01
Channel 1 (5)
10
Channel 2 (6)
11
Channel 3 (7)
2.5.1.5.
Mask Register—Write All Mask Bits
I/O Address:
Channels 0-3—0Fh; Channels 4-7—0DEh
Default Value:
Bit[3:0]=1; Bit[7:4]=0 (CPURST or Master Clear)
Attribute:
Read/Write
A channel's mask bit is automatically set to 1 when the Current Byte/Word Count Register reaches
terminal count (unless the channel is programmed for autoinitialization). Setting bits [3:0] to 1 disables
all DMA requests until a clear mask register instruction enables the requests. Note that, masking DMA
channel 4 (DMA controller 2, channel 0), masks DMA channels [3:0]. Also Note that, Masking DMA
controller 2 with a write to port 0DEh also masks DREQ assertions from DMA controller 1.
Bit
Description
7:4
Reserved. Must be 0.
3:0
Channel Mask Bits. 1=Disable the corresponding DREQ(s); 0=Enable the corresponding
DREQ(s).
Bit
Channel
0
0 (4)
1
1 (5)
2
2 (6)
3
3 (7)


Similar Part No. - 82371FB

ManufacturerPart #DatasheetDescription
logo
Intel Corporation
82371AB INTEL-82371AB Datasheet
1Mb / 284P
   PCI-TO-ISA / IDE XCELERATOR PIIX4
More results

Similar Description - 82371FB

ManufacturerPart #DatasheetDescription
logo
Intel Corporation
82371AB INTEL-82371AB Datasheet
1Mb / 284P
   PCI-TO-ISA / IDE XCELERATOR PIIX4
I82371MX INTEL-I82371MX Datasheet
1Mb / 133P
   INTEL 430MX PCISET 82371MX MOBILE PCI I/O IDE XCELERATOR (MPIIX)
logo
Advantech Co., Ltd.
PCA-6104-0C2E ADVANTECH-PCA-6104-0C2E Datasheet
131Kb / 1P
   PCI/ISA Backplanes
PCA-6115QP2X-0A2E ADVANTECH-PCA-6115QP2X-0A2E Datasheet
176Kb / 1P
   PCI/ISA Backplanes
PCA-6120P4-0B2E ADVANTECH-PCA-6120P4-0B2E Datasheet
128Kb / 1P
   PCI/ISA Backplanes
PCA-6104-0C1 ADVANTECH-PCA-6104-0C1 Datasheet
174Kb / 1P
   ISA/PCI Backplanes
PCA-6103P2V-0A2E ADVANTECH-PCA-6103P2V-0A2E Datasheet
138Kb / 1P
   PCI/ISA Backplanes
logo
Silicon image
SII0680A SILICONIMAGE-SII0680A Datasheet
781Kb / 124P
   PCI to IDE/ATA
logo
Nuvoton Technology Corp...
W83628AG NUVOTON-W83628AG Datasheet
857Kb / 65P
   PCI TO ISA BRIDGE
logo
Motorola, Inc
PV1000 MOTOROLA-PV1000 Datasheet
303Kb / 3P
   PCI/ISA Processor Module
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com