Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

AD5100 Datasheet(PDF) 24 Page - Analog Devices

Part No. AD5100
Description  System Management IC with Factory Programmed Quad Voltage Monitoring and Supervisory Functions
Download  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD5100 Datasheet(HTML) 24 Page - Analog Devices

Back Button AD5100_15 Datasheet HTML 20Page - Analog Devices AD5100_15 Datasheet HTML 21Page - Analog Devices AD5100_15 Datasheet HTML 22Page - Analog Devices AD5100_15 Datasheet HTML 23Page - Analog Devices AD5100_15 Datasheet HTML 24Page - Analog Devices AD5100_15 Datasheet HTML 25Page - Analog Devices AD5100_15 Datasheet HTML 26Page - Analog Devices AD5100_15 Datasheet HTML 27Page - Analog Devices AD5100_15 Datasheet HTML 28Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 36 page
background image
AD5100
Rev. A | Page 24 of 36
Register
Address
Read/
Write
Permanently
Settable
Register Name and Bit Description
NonOTP Power-On
Default1
0x09
R/W
Yes
V2MON turn-on triggered SHDN hold (t2SD_HOLD)
0x00 (10 ms)
Bit No.
Description
[2:0]
Three bits used to program V2MON tON triggered SHDN hold time
[7:3]
Reserved
0x0A
R/W
Yes
V2MON turn-off triggered SHDN delay (t2SD_DELAY)
0x00 (100 ms)
Bit No.
Description
[2:0]
Three bits used to program V2MON tOFF triggered SHDN delay time
[7:3]
Reserved
0x0B
R/W
Yes
RESET hold (tRS_HOLD)
0x00 (200 ms)
Bit No.
Description
[2:0]
Three bits used to program RESET hold time
[7:3]
Reserved
0x0C
R/W
Yes
Watchdog timeout (tWD)
0x00 (1500 ms)
Bit No.
Description
[2:0]
Three bits used to program watchdog timeout time
[7:3]
Reserved
0x0D
R/W
Yes
RESET configuration
0x00
Bit No.
Description
[0]
0: RESET is active when SHDN is active
1: RESET is not active when SHDN is active
[1]
0: RESET active low
1: RESET active high
[2]
0: enables V4MON under threshold, causing RESET
1: prevents V4MON under threshold from causing RESET (for V4OUT
applications)
[3]
0: floating WDI does not activate RESET
1: floating WDI activates RESET
[7:4]
Reserved
0x0E
R/W
Yes
SHDN rail voltage configuration
0x00
Bit No.
Description
[2:0]
Reserved
[3]
0: SHDN rail = V1MON
1: SHDN rail = VREG
[7:4]
Reserved
0x0F
R/W
Yes
Watchdog mode
0x00
Bit No.
Description
[2:0]
Reserved
[3]
0: standard mode
1: advanced mode
[7:4]
Reserved
0x15
R/W
Yes
Program lock (inhibit further programming)
0x00
Bit No.
Description
[2:0]
Reserved
[3]
Reserved
[7:4]
Reserved


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn