Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

IDT79R3081-33J Datasheet(PDF) 9 Page - Integrated Device Technology

Part # IDT79R3081-33J
Description  RISController with FPA
Download  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

IDT79R3081-33J Datasheet(HTML) 9 Page - Integrated Device Technology

Back Button IDT79R3081-33J Datasheet HTML 5Page - Integrated Device Technology IDT79R3081-33J Datasheet HTML 6Page - Integrated Device Technology IDT79R3081-33J Datasheet HTML 7Page - Integrated Device Technology IDT79R3081-33J Datasheet HTML 8Page - Integrated Device Technology IDT79R3081-33J Datasheet HTML 9Page - Integrated Device Technology IDT79R3081-33J Datasheet HTML 10Page - Integrated Device Technology IDT79R3081-33J Datasheet HTML 11Page - Integrated Device Technology IDT79R3081-33J Datasheet HTML 12Page - Integrated Device Technology IDT79R3081-33J Datasheet HTML 13Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 38 page
background image
5.5
9
IDT79R3081 RISController
MILITARY AND COMMERCIAL TEMPERATURE RANGES
PIN DESCRIPTION
PIN NAME
I/O
DESCRIPTION
A/D(31:0)
I/O
Address/Data: A 32-bit time multiplexed bus which indicates the desired address for a bus transaction
in one phase, and which is used to transmit data between the CPU and external memory resources during
the rest of the transfer.
Bus transactions on this bus are logically separated into two phases: during the first phase, information
about the transfer is presented to the memory system to be captured using the ALE output. This
information consists of:
Address(31:4):
The high-order address for the transfer is presented on A/D(31:4).
BE
BE(3:0):
These strobes indicate which bytes of the 32-bit bus will be involved in
the transfer, and are presented on A/D(3:0).
During write cycles, the bus contains the data to be stored and is driven from the internal write buffer.
On read cycles, the bus receives the data from the external resource, in either a single data transaction
or in a burst of four words, and places it into the on-chip read buffer.
During cache coherency operations, the R3081 monitors the A/D bus at the start of a DMA write to capture
the write target address for potential data cache invalidates.
Addr(3:2)
O
Low Address (3:2) A 2-bit bus which indicates which word is currently expected by the processor.
Specifically, this two bit bus presents either the address bits for the single word to be transferred (writes
or single datum reads) or functions as a two bit counter starting at ‘00’ for burst read operations.
During cache coherency operations, the R3081 monitors the Addr bus at the start of a DMA write to
capture the write target address for potential data cache invalidates.
Diag(1)
O
Diagnostic Pin 1. This output indicates whether the current bus read transaction is due to an on-chip
cache miss, and also presents part of the miss address. The value output on this pin is time multiplexed:
Cached:
During the phase in which the A/D bus presents address information, this
pin is an active HIGH output which indicates whether the current read is
a result of a cache miss.
Miss Address (3):
During the remainder of the read operation, this output presents address
bit (3) of the address the processor was attempting to reference when the
cache miss occurred. Regardless of whether a cache miss is being
processed, this pin reports the transfer address during this time.
On write cycles, this output signals whether the data being written as retained in the on-chip data cache.
The value of this pin is time multiplexed during writes:
Cached:
During the address phase of write transactions, this signal is an active
high output which indicates that the store data was retained in the on-chip
data cache.
Reserved:
The value of this pin during the data phase of writes is reserved.
Diag(0)
O
Diagnostic Pin 0. This output distinguishes cache misses due to instruction references from those
due to data references, and presents the remaining bit of the miss address. The value output on this
pin is also time multiplexed:
I/
D
D:
If the “Cached” Pin indicates a cache miss, then a high on this pin at this
time indicates an instruction reference, and a low indicates a data
reference. If the read is not due to a cache miss but rather an uncached
reference, then this pin is undefined during this phase.
Miss Address (2):
During the remainder of the read operation, this output presents
address bit (2) of the address the processor was attempting to
reference when the cache miss occurred. Regardless of whether a
cache miss is being processed, this pin reports the transfer address
during this time.
During write cycles, the value of this pin during both the address and data phases is reserved.
2889 tbl 02


Similar Part No. - IDT79R3081-33J

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT79R3041 IDT-IDT79R3041 Datasheet
390Kb / 34P
   INTEGRATED RISController??FOR LOW-COST SYSTEMS
IDT79R3041 IDT-IDT79R3041 Datasheet
271Kb / 34P
   INTEGRATED RISController??FOR LOW-COST SYSTEMS
IDT79R3041-16 IDT-IDT79R3041-16 Datasheet
390Kb / 34P
   INTEGRATED RISController??FOR LOW-COST SYSTEMS
IDT79R3041-20 IDT-IDT79R3041-20 Datasheet
390Kb / 34P
   INTEGRATED RISController??FOR LOW-COST SYSTEMS
IDT79R3041-25 IDT-IDT79R3041-25 Datasheet
390Kb / 34P
   INTEGRATED RISController??FOR LOW-COST SYSTEMS
More results

Similar Description - IDT79R3081-33J

ManufacturerPart #DatasheetDescription
logo
Vicor Corporation
F48P24A-V12-19 VICOR-F48P24A-V12-19 Datasheet
268Kb / 4P
   FPA Evaluation Board
logo
Integrated Device Techn...
IDT79R3041 IDT-IDT79R3041 Datasheet
390Kb / 34P
   INTEGRATED RISController??FOR LOW-COST SYSTEMS
IDT79R3041 IDT-IDT79R3041_08 Datasheet
271Kb / 34P
   INTEGRATED RISController??FOR LOW-COST SYSTEMS
IDT79R4650 IDT-IDT79R4650 Datasheet
533Kb / 25P
   Low-Cost 64-bit RISController w/DSP Capability
logo
Renesas Technology Corp
IDT79RC4640 RENESAS-IDT79RC4640 Datasheet
780Kb / 24P
   Low-Cost Embedded 64-bit RISController w/ DSP Capability
December 5, 2008
logo
Integrated Device Techn...
IDT79RC4650 IDT-IDT79RC4650 Datasheet
659Kb / 25P
   Low-Cost 64-bit RISController w/DSP Capability
79RC32364 IDT-79RC32364 Datasheet
481Kb / 21P
   RISController Embedded 32-bit Microprocessor, based on RISCore32300
IDT79R4640 IDT-IDT79R4640 Datasheet
205Kb / 23P
   Low-Cost Embedded 64-bit RISController w/ DSP Capability
IDT79RC4640 IDT-IDT79RC4640_08 Datasheet
594Kb / 23P
   Low-Cost Embedded 64-bit RISController w/ DSP Capability
logo
VITALCONN ELECTRONICS H...
J21TG07K1NP01 VITALCONN-J21TG07K1NP01 Datasheet
479Kb / 3P
   RJ45 WITH SINGLE USB3.0 , WITH SINGLE TYPE C , WITH LEDs WITH MAGNETIC
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com