IDT7MP4120

1M x 32

CMOS STATIC RAM MODULE

FEATURES

• High-density 4MB Static RAM module

• Low profile 72-pin ZIP (Zig-zag In-line vertical Package)

or 72-pin SIMM (Single In-line Memory Module)

• Fast access time: 20ns (max.)

• Surface mounted plastic components on an epoxy

laminate (FR-4) substrate

• Single 5V (

±10%) power supply

• Multiple GND pins and decoupling capacitors for maxi-

mum noise immunity

• Inputs/outputs directly TTL-compatible

DESCRIPTION

The IDT7MP4120 is a 1M x 32 Static RAM module con-

structed on an epoxy laminate (FR-4) substrate using 8 1M x

4 Static RAMs in plastic packages. Availability of four chip

select lines (one for each group of two RAMs) provides byte

access. The IDT7MP4120 is available with access time as fast

as 20ns with minimal power consumption.

The IDT7MP4120 is packaged in a 72-pin FR-4 ZIP (Zig-

zag In-line vertical Package)or a 72-pin SIMM (Single In-line

Memory Module). The ZIP configuration allows 72 pins to be

placed on a package 4.05" long and 0.365" wide. At only 0.60"

high, this low-profile package is ideal for systems with mini-

mum board spacing while the SIMM configuration allows use

of edge mounted sockets to secure the module.

All inputs and outputs of the IDT7MP4120 are TTL-com-

patible and operate from a single 5V supply. Full asynchro-

nous circuitry requires no clocks or refresh for operation and

provides equal access and cycle times for ease of use.

vided for applications in which different density versions of the

module are used. In this way, the target system can read the

depth.

The contact pins are plated with 100 micro-inches of nickel

covered by 30 micro-inches minimum of selective gold.

COMMERCIAL TEMPERATURE RANGE

SEPTEMBER 1996

©1996 Integrated Device Technology, Inc.

DSC-3019/5

7.07

1

3019 drw 01

ZIP, SIMM

TOP VIEW

NOTE:

The IDT logo is a registered trademark of Integrated Device Technology Inc.

1

3

5

7

9

11

13

15

17

19

21

23

25

27

29

31

33

35

37

39

41

43

45

47

49

51

53

55

57

59

61

63

65

67

69

71

2

4

6

8

10

12

14

16

18

20

22

24

26

28

30

32

34

36

38

40

42

44

46

48

50

52

54

56

58

60

62

64

66

68

70

72

NC

GND

GND

OE

NC

NC

WE

GND

GND

NC

PIN NAMES

Data Inputs/Outputs

Addresses

Chip Selects

WE

Write Enable

OE

Output Enable

Depth Identification

Power

GND

Ground

NC

No Connect

3019 tbl 01

WE

3019 drw 02

8

20

8

8

8

3

1M x 32

RAM

OE

FUNCTIONAL BLOCK DIAGRAM

Integrated Device Technology, Inc.