Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

IDT71V35761S183BGI Datasheet(PDF) 2 Page - Integrated Device Technology

Part # IDT71V35761S183BGI
Description  128K x 36, 256K x 18 3.3V Synchronous SRAMs 3.3V I/O, Pipelined Outputs Burst Counter, Single Cycle Deselect
Download  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

IDT71V35761S183BGI Datasheet(HTML) 2 Page - Integrated Device Technology

  IDT71V35761S183BGI Datasheet HTML 1Page - Integrated Device Technology IDT71V35761S183BGI Datasheet HTML 2Page - Integrated Device Technology IDT71V35761S183BGI Datasheet HTML 3Page - Integrated Device Technology IDT71V35761S183BGI Datasheet HTML 4Page - Integrated Device Technology IDT71V35761S183BGI Datasheet HTML 5Page - Integrated Device Technology IDT71V35761S183BGI Datasheet HTML 6Page - Integrated Device Technology IDT71V35761S183BGI Datasheet HTML 7Page - Integrated Device Technology IDT71V35761S183BGI Datasheet HTML 8Page - Integrated Device Technology IDT71V35761S183BGI Datasheet HTML 9Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 22 page
background image
6.42
2
IDT71V35761, IDT71V35781, 128K x 36, 256K x 18, 3.3V Synchronous SRAMs with
3.3V I/O, Pipelined Outputs, Burst Counter, Single Cycle Deselect
Commercial and Industrial Temperature Ranges
Pin Definitions(1)
NOTE:
1. All synchronous inputs must meet specified setup and hold times with respect to CLK.
Symbol
Pin Function
I/O
Active
Description
A0-A17
Address Inputs
I
N/A
Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK
and
ADSC Low or ADSP Low and CE Low.
ADSC
Address Status
(Cache Controller)
I
LOW
Synchronous Address Status from Cache Controller.
ADSC is an active LOW input that is used to load the
address registers with new addresses.
ADSP
Address Status
(Processor)
I
LOW
Synchronous Address Status from Processor.
ADSP is an active LOW input that is used to load the address
registers with new addresses.
ADSP is gated by CE.
ADV
Burst Address
Advance
I
LOW
Synchronous Address Advance. ADV is an active LOW input that is used to advance the internal burst
counter, controlling burst access after the initial address is loaded. When the input is HIGH the burst counter is
not incremented; that is, there is no address advance.
BWE
Byte Write Enable
I
LOW
Synchronous byte write enable gates the byte write inputs
BW1-BW4. If BWE is LOW at the rising edge of CLK
then
BWx inputs are passed to the next stage in the circuit. If BWE is HIGH then the byte write inputs are
blocked and only
GW can initiate a write cycle.
BW1-BW4
Individual Byte
Write Enables
I
LOW
Synchronous byte write enables.
BW1 controls I/O0-7, I/OP1, BW2 controls I/O8-15, I/OP2, etc. Any active byte
write causes all outputs to be disabled.
CE
Chip Enable
I
LOW
Synchronous chip enable.
CE is used with CS0 and CS1 to enable the IDT71V35761/781. CE also gates
ADSP.
CLK
Clock
I
N/A
This is the clock input. All timing references for the device are made with respect to this input.
CS0
Chip Select 0
I
HIGH
Synchrono us active HIGH chip select. CS0 is used with
CE and CS1 to enable the chip.
CS1
Chip Select 1
I
LOW
Synchronous active LOW chip select.
CS1 is used with CE and CS0 to enable the chip.
GW
Global Write
Enable
I
LOW
Synchronous global write enable. This input will write all four 9-bit data bytes when LOW on the rising edge of
CLK.
GW supersedes individual byte write enables.
I/O0-I/O31
I/OP1-I/OP4
Data Input/Output
I/O
N/A
Synchronous data input/output (I/O) pins. Both the data input path and data output path are registered and
triggered by the rising edge of CLK.
LBO
Linear Burst Order
I
LOW
Asynchronous burst order selection input. When
LBO is HIGH, the interleaved burst sequence is selected.
When
LBO is LOW the Linear burst sequence is selected. LBO is a static input and must not change state
while the device is operating.
OE
Output Enable
I
LOW
Asynchronous output enable. When
OE is LOW the data output drivers are enabled on the I/O pins if the chip
is also selected. When
OE is HIGH the I/O pins are in a high-impedance state.
TMS
Test ModeSelect
I
N/A
Gives input command for TAP controller. Sampled on rising edge of TDK. This pin has an internal pullup.
TDI
Test Data Input
I
N/A
Serial input of registers placed be tween TDI and TDO. Sampled on rising edge of TCK. This pin has an
internal pullup.
TCK
Test Clock
I
N/A
Clock input of TAP controller. Each TAP event is clocked. Test inputs are captured on rising edge of TCK,
while test outputs are driven from the falling edge of TCK. This pin has an internal pullup.
TDO
Test DataOutput
O
N/A
Serial output of registers placed between TDI and TDO. This output is active depending on the state of the
TAP controller.
TRST
JTAG Reset
(Optional)
ILOW
Optional Asynchronous JTAG reset. Can be used to reset the TAP controller, but not required. JTAG reset
occurs automatically at power up and also resets using TMS and TCK per IEEE 1149.1. If not used
TRST can
be left floating. This pin has an inte rnal pullup. Only available in BGA package.
ZZ
Sleep Mode
I
HIGH
Asynchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71V35761/35781
to its lowest power consumption level. Data retention is guaranteed in Slee p Mode.This pin has an internal
pull down.
VDD
Power Supply
N/A
N/A
3.3V core power supply.
VDDQ
Power Supply
N/A
N/A
3.3V I/O Supply.
VSS
Ground
N/A
N/A
Ground.
NC
No Connect
N/A
N/A
NC pins are not electrically connected to the device.
5301tbl 02
11


Similar Part No. - IDT71V35761S183BGI

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT71V35761S183BGG IDT-IDT71V35761S183BGG Datasheet
972Kb / 21P
   3.3V Synchronous SRAMs 3.3V I/O, Pipelined Outputs Burst Counter, Single Cycle Deselect
IDT71V35761S183BGG8 IDT-IDT71V35761S183BGG8 Datasheet
972Kb / 21P
   3.3V Synchronous SRAMs 3.3V I/O, Pipelined Outputs Burst Counter, Single Cycle Deselect
IDT71V35761S183BGGI IDT-IDT71V35761S183BGGI Datasheet
972Kb / 21P
   3.3V Synchronous SRAMs 3.3V I/O, Pipelined Outputs Burst Counter, Single Cycle Deselect
IDT71V35761S183BGGI8 IDT-IDT71V35761S183BGGI8 Datasheet
972Kb / 21P
   3.3V Synchronous SRAMs 3.3V I/O, Pipelined Outputs Burst Counter, Single Cycle Deselect
More results

Similar Description - IDT71V35761S183BGI

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT71V3576S IDT-IDT71V3576S Datasheet
288Kb / 22P
   128K x 36, 256K x 18 3.3V Synchronous SRAMs 3.3V I/O, Pipelined Outputs Burst Counter, Single Cycle Deselect
logo
Renesas Technology Corp
71V3576S RENESAS-71V3576S Datasheet
288Kb / 19P
   128K x 36, 256K x 18 3.3V Synchronous SRAMs 3.3V I/O, Pipelined Outputs Burst Counter, Single Cycle Deselect
May.01.20
71V35761S RENESAS-71V35761S Datasheet
319Kb / 23P
   128K x 36 3.3V Synchronous SRAMs 3.3V I/O, Pipelined Outputs Burst Counter, Single Cycle Deselect
May.18.20
logo
Integrated Device Techn...
IDT71V2576S IDT-IDT71V2576S Datasheet
282Kb / 22P
   128K X 36, 256K X 18 3.3V Synchronous SRAMs 2.5V I/O, Pipelined Outputs, Burst Counter, Single Cycle Deselect
IDT71V25761 IDT-IDT71V25761 Datasheet
513Kb / 23P
   128K X 36, 256K X 18 3.3V Synchronous SRAMs 2.5V I/O, Pipelined Outputs, Burst Counter, Single Cycle Deselect
logo
Renesas Technology Corp
IDT71V2576S RENESAS-IDT71V2576S Datasheet
822Kb / 23P
   128K X 36, 256K X 18 3.3V Synchronous SRAMs 2.5V I/O, Pipelined Outputs, Burst Counter, Single Cycle Deselect
JUNE 2003
logo
Integrated Device Techn...
IDT71V67803 IDT-IDT71V67803 Datasheet
986Kb / 23P
   256K X 36, 512K X 18 3.3V Synchronous SRAMs 3.3V I/O, Burst Counter Pipelined Outputs, Single Cycle Deselect
IDT71V67603S150PFI IDT-IDT71V67603S150PFI Datasheet
430Kb / 23P
   256K X 36, 512K X 18 3.3V Synchronous SRAMs 3.3V I/O, Burst Counter Pipelined Outputs, Single Cycle Deselect
IDT71V67603S150PFI8 IDT-IDT71V67603S150PFI8 Datasheet
430Kb / 23P
   256K X 36, 512K X 18 3.3V Synchronous SRAMs 3.3V I/O, Burst Counter Pipelined Outputs, Single Cycle Deselect
logo
Renesas Technology Corp
71V67603 RENESAS-71V67603 Datasheet
302Kb / 23P
   256K X 36, 512K X 18 3.3V Synchronous SRAMs 3.3V I/O, Burst Counter Pipelined Outputs, Single Cycle Deselect
Sep.13.21
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com