IDT72511L35J datasheet(9/28 Pages) IDT

Part #	IDT72511L35J

Description	PARALLEL BIDIRECTIONAL FIFO 512 x 18 & 1024 x 18

Download	28 Pages

Scroll/Zoom	100%

Manufacturer	IDT [Integrated Device Technology]

Direct Link	http://www.idt.com

Logo

9 / 28 page

IDT72511/IDT72521

BIDIRECTIONAL FIRST-IN FIRST-OUT MEMORY

MILITARY AND COMMERCIAL TEMPERATURE RANGES

5.32

9

Table 8. Configuration Registers 0-3 contain the programmable

flag offsets for the Almost-Empty and Almost-Full flags. These

offsets are set to 0 when a hardware reset or a software Reset

All is applied. Note that Table 8 shows that Configuration

Registers 0-3 are 10 bits wide to accommodate the 1024

locations in each FIFO memory of the IDT7252/520. Only 9

least significant bits are used for the 512 locations of the

IDT7251/510; the most significant bit, bit 9, must be set to 0.

Configuration Register 4 is used to assign the internal flags

to the external flag pins (FLGA-FLGD). Each external flag pin

is assigned an internal flag based on the four bit codes shown

in Table 9. The default condition for Configuration Register 4

is 6420H as shown in Table 6. The default flag assignments

are: FLGD is assigned B

→A

Full, FLGC is assigned B→A

Empty, FLGB is assigned A→B Full, FLGA is assigned A→B

Empty.

Configuration Register 5 is a general control register. The

format of Configuration Register 5 is shown in Table 10.

Bit 0 sets the Intel-style interface (

RB,WB)orMotorola-style

interface (

DSB,R/WB)forPortB. Bits2and3redefineFulland

Empty Flags for reread/rewrite data protection.

Bits 4-9 control the DMA interface and are only applicable

in peripheral interface mode. In processor interface mode,

these bits are don’t care states. Bits 4 and 5 set the polarity of

the DMA control pins REQ and ACK respectively. An internal

clock controls all DMA operations. This internal clock is

derived from the external clock (CLK). Bit 9 determines the

internal clock frequency: the internal clock = CLK or the

internal clock = CLK divided by 2. Bit 8 sets whether

RB, WB,

and

DSBareassertedforeitheroneortwointernalclocks. Bits

6 and 7 set the number of internal clocks between REQ

assertion and ACK assertion. The timing can be from 2 to 5

cycles as shown in Figure 17.

Bit 10 controls Port B processor or peripheral interface

mode. In processor mode, the Port B control pins (

RB, WB,

DSB, R/WB) are inputs and the DMA controls are ignored. In

peripheral mode, the Port B control pins are outputs and the

DMA controls are active.

Six PIO pins can be programmed as an input or output

by the corresponding mask bits in Configuration Register 7.

The format of Configuration Register 7 is shown in Figure

5. Each bit of the register set the I/O direction independ-

ently. A logic 1 indicates that the corresponding PIO pin is

an output, while a logic 0 indicates that the PIO pin is an

input. This I/O mask register can be read or written.

A programmed output PIOi pin (i = 0, 1, . . . 5) displays the

data latched in Bit i of Configuration Register 6. A programmed

input PIOi pin allows Port A bus to sample the data on DAi by

reading Configuration Register 6.

STATE AFTER RESET

Software Reset

Hardware Reset

(RS asserted)

B

→A(001)

A

→B(010)

B

→A and

A

→B(011)

Internal

Request

(100)

All(111)

Configuration Registers 0-3

0000H

————

0000H

Configuration Register 4

6420H

————

6420H

Configuration Register 5

0000H

————

0000H

Configuration Register 6-7

0000H

————

0000H

Status Register format

0

————

—

B

→A Read, Write, Rewrite Pointers

0

—

0

—

0

A

→B Read, Write, Reread Pointers

0

—

0

—

0

DMA direction

B

→A write

————

—

DMA internal request

clear

—

clear

2668 tbl 08

Table 6. The BiFIFO State After a Reset Command

Bit

Signal

0

Reserved

1

Reserved

2

Reserved

3

DMA Direction

4

A

→B Empty Flag

5

A

→B Almost-Empty Flag

6

B

→A Full Flag

7

B

→A Almost-Full Flag

8

Reserved

9

Reserved

10

Reserved

11

Reserved

12

A

→B Full Flag

13

A

→B Almost-Full Flag

14

B

→A Empty Flag

15

B

→A Almost-Empty Flag

STATUS REGISTER FORMAT

2668 tbl 09

Table 7. The Status Register Format

Similar Part No. - IDT72511L35J

Manufacturer	Part #	Datasheet	Description
Integrated Device Techn...	IDT72510	440Kb / 32P	BUS-MATCHING BIDIRECTIONAL FIFO 512 x 18-BIT . 1024 x 9-BIT 1024 x 18-BIT . 2048 x 9-BIT
	IDT72510L25J	440Kb / 32P	BUS-MATCHING BIDIRECTIONAL FIFO 512 x 18-BIT . 1024 x 9-BIT 1024 x 18-BIT . 2048 x 9-BIT
	IDT72510L35J	440Kb / 32P	BUS-MATCHING BIDIRECTIONAL FIFO 512 x 18-BIT . 1024 x 9-BIT 1024 x 18-BIT . 2048 x 9-BIT
	IDT72510L50J	440Kb / 32P	BUS-MATCHING BIDIRECTIONAL FIFO 512 x 18-BIT . 1024 x 9-BIT 1024 x 18-BIT . 2048 x 9-BIT

More results

Similar Description - IDT72511L35J

Manufacturer	Part #	Datasheet	Description
Sharp Corporation	LH540215	423Kb / 48P	512 x 18 / 1024 x 18 Synchronous FIFO
Integrated Device Techn...	IDT72510	440Kb / 32P	BUS-MATCHING BIDIRECTIONAL FIFO 512 x 18-BIT . 1024 x 9-BIT 1024 x 18-BIT . 2048 x 9-BIT
Integrated Device Techn...	IDT72205LB	181Kb / 16P	CMOS SyncFIFOO 256 x 18, 512 x 18, 1024 x 18, 2048 x 18 and 4096 x 18
Sharp Corporation	LH543611	475Kb / 57P	512 x 36 x 2 / 1024 x 36 x 2 Synchronous Bidirectional FIFO
Texas Instruments	SN74V215	590Kb / 43P	[Old version datasheet] 512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
	SN74V215	600Kb / 43P	[Old version datasheet] 512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
	SN74V215	555Kb / 40P	[Old version datasheet] 512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
Integrated Device Techn...	IDT72105	179Kb / 12P	CMOS PARALLEL-TO-SERIAL FIFO 256 x 16, 512 x 16, 1024 x 16
Integrated Device Techn...	IDT72V205	214Kb / 25P	3.3 VOLT CMOS SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18, and 4,096 x 18
Renesas Technology Corp	IDT72255LA	404Kb / 28P	CMOS SuperSync FIFO™ 8,192 x 18 16,384 x 18 NOVEMBER 2017

More results

IDT72511L35J Datasheet(PDF) 9 Page - Integrated Device Technology

IDT72511L35J Datasheet(HTML) 9 Page - Integrated Device Technology

Similar Part No. - IDT72511L35J

Similar Description - IDT72511L35J

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

Datasheet Download

Link URL