Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

IDT72421L15J Datasheet(PDF) 2 Page - Integrated Device Technology

Part # IDT72421L15J
Description  CMOS SyncFIFOO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9
Download  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

IDT72421L15J Datasheet(HTML) 2 Page - Integrated Device Technology

  IDT72421L15J Datasheet HTML 1Page - Integrated Device Technology IDT72421L15J Datasheet HTML 2Page - Integrated Device Technology IDT72421L15J Datasheet HTML 3Page - Integrated Device Technology IDT72421L15J Datasheet HTML 4Page - Integrated Device Technology IDT72421L15J Datasheet HTML 5Page - Integrated Device Technology IDT72421L15J Datasheet HTML 6Page - Integrated Device Technology IDT72421L15J Datasheet HTML 7Page - Integrated Device Technology IDT72421L15J Datasheet HTML 8Page - Integrated Device Technology IDT72421L15J Datasheet HTML 9Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 14 page
background image
COMMERCIALANDINDUSTRIAL
TEMPERATURERANGES
IDT72421/72201/72211/72221/72231/72241/72251 CMOS SyncFIFO™
64 x 9, 256 x 9, 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9 and 8,192 x 9
2
PIN CONFIGURATION
TQFP (PR32-1, order code: PF)
TOP VIEW
PLCC (J32-1, order code: J)
TOP VIEW
WEN1
WCLK
WEN2/
LD
5
6
7
8
16
VCC
D0
PAF
PAE
GND
REN1
RCLK
REN2
27 26 25
24
23
22
21
29 28
32 31 30
9 1011 12131415
2655 drw 02
1
2
3
4
20
19
18
17
INDEX
D1
Q8
Q7
Q6
Q5
RS
WEN1
WCLK
WEN2/
LD
VCC
5
6
7
8
9
10
11
12
13
PAF
PAE
GND
REN1
RCLK
REN2
OE
27
26
25
24
23
22
21
29
28
432
1
32 31 30
14 15 16 17 18 19 20
INDEX
2655 drw02a
Q8
Q7
Q6
Q5
D1
D0
Symbol
Name
I/O
Description
D0-D8
Data Inputs
I
Data inputs for a 9-bit bus.
RS
Reset
I
When RS is set LOW, internal read and write pointers are set to the first location of the RAM array,FF and PAF
go HIGH, and PAE and EF go LOW. A reset is required before an initial WRITE after power-up.
WCLK
WriteClock
I
Data is written into the FIFO on a LOW-to-HIGH transition of WCLK when the Write Enable(s) are asserted.
WEN1
Write Enable 1
I
If the FIFO is configured to have programmable flags, WEN1 is the only write enable pin. When WEN1 is LOW,
data is written into the FIFO on every LOW-to-HIGH transition WCLK. If the FIFO is configured to have two write
enables, WEN1 must be LOW and WEN2 must be HIGH to write data into the FIFO. Data will not be written into
the FIFO if the FF is LOW.
WEN2/
Write Enable 2/
I
The FIFO is configured at reset to have either two write enables or programmable flags. If WEN2/LD is HIGH
LD
Load
at reset, this pin operates as a second write enable. If WEN2/LD is LOW at reset, this pin operates as a control
to load and read the programmable flag offsets. If the FIFO is configured to have two write enables, WEN1 must
be LOW and WEN2 must be HIGH to write data into the FIFO. Data will not be written into the FIFO if the FF is
LOW. If the FIFO is configured to have programmable flags, WEN2/LD is held LOW to write or read the
programmableflagoffsets.
Q0-Q8
DataOutputs
O Data outputs for a 9-bit bus.
RCLK
Read Clock
I
Data is read from the FIFO on a LOW-to-HIGH transition of RCLK when REN1 and REN2 are asserted.
REN1
Read Enable 1
I
When REN1 and REN2 are LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK.
Data will not be read from the FIFO if the EF is LOW.
REN2
Read Enable 2
I
When REN1 and REN2 are LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK.
Data will not be read from the FIFO if the EF is LOW.
OE
OutputEnable
I
When OE is LOW, the data output bus is active. If OE is HIGH, the output data bus will be in a high-impedance
state.
EF
Empty Flag
O When EF is LOW, the FIFO is empty and further data reads from the output are inhibited. When EF is HIGH, the
FIFO is not empty. EF is synchronized to RCLK.
PAE
Programmable
O When PAE is LOW, the FIFO is almost-empty based on the offset programmed into the FIFO. The default
Almost-EmptyFlag
offset at reset is Empty+7. PAE is synchronized to RCLK.
PAF
Programmable
O When PAF is LOW, the FIFO is almost-full based on the offset programmed into the FIFO. The default offset
Almost-FullFlag
at reset is Full-7. PAF is synchronized to WCLK.
FF
Full Flag
O When FF is LOW, the FIFO is full and further data writes into the input are inhibited. When FF is HIGH, the FIFO
is not full. FF is synchronized to WCLK.
VCC
Power
One +5 volt power supply pin.
GND
Ground
One 0 volt ground pin.
PIN DESCRIPTIONS


Similar Part No. - IDT72421L15J

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT72421L15J IDT-IDT72421L15J Datasheet
199Kb / 19P
   CMOS SyncFIFO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9
IDT72421L15JB IDT-IDT72421L15JB Datasheet
199Kb / 19P
   CMOS SyncFIFO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9
More results

Similar Description - IDT72421L15J

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT72201 IDT-IDT72201 Datasheet
199Kb / 19P
   CMOS SyncFIFO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9
IDT72V01 IDT-IDT72V01 Datasheet
133Kb / 13P
   3.3 VOLT CMOS ASYNCHRONOUS FIFO 512 x 9, 1024 x 9, 2048 x 9, 4096 x 9
IDT7203 IDT-IDT7203 Datasheet
147Kb / 14P
   CMOS ASYNCHRONOUS FIFO 2048 x 9, 4096 x 9, 8192 x 9 and 16384 x 9
logo
Mosel Vitelic, Corp
MS7200L MOSEL-MS7200L Datasheet
175Kb / 11P
   256 x 9, 512 x 9, 1K x 9 CMOS FIFO
logo
Integrated Device Techn...
IDT72V201 IDT-IDT72V201 Datasheet
115Kb / 14P
   3.3 VOLT CMOS SyncFIFO??256 x 9, 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9 and 8,192 x 9
logo
List of Unclassifed Man...
IDT7202LA25SOI ETC2-IDT7202LA25SOI Datasheet
313Kb / 14P
   CMOS ASYNCHRONOUS FIFO 256 x 9, 512 x 9 and 1,024 x 9
logo
Integrated Device Techn...
IDT7202 IDT-IDT7202 Datasheet
144Kb / 14P
   CMOS ASYNCHRONOUS FIFO 256 x 9, 512 x 9 and 1,024 x 9
7201LA20DB IDT-7201LA20DB Datasheet
313Kb / 14P
   CMOS ASYNCHRONOUS FIFO 256 x 9, 512 x 9 and 1,024 x 9
IDT7200L IDT-IDT7200L Datasheet
145Kb / 13P
   CMOS ASYNCHRONOUS FIFO 256 x 9, 512 x 9, 1,024 x 9
IDT7280 IDT-IDT7280 Datasheet
142Kb / 12P
   CMOS DUAL ASYNCHRONOUS FIFO DUAL 256 x 9, DUAL 512 x 9, DUAL 1024 x 9
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com