IDT72510L25J datasheet(3/32 Pages) IDT

Part #	IDT72510L25J

Description	BUS-MATCHING BIDIRECTIONAL FIFO 512 x 18-BIT . 1024 x 9-BIT 1024 x 18-BIT . 2048 x 9-BIT

Download	32 Pages

Scroll/Zoom	100%

Manufacturer	IDT [Integrated Device Technology]

Direct Link	http://www.idt.com

Logo

3 / 32 page

5.31

3

IDT72510, IDT72520

BUS MATCHING BIDIRECTIONAL FIFO

COMMERCIAL TEMPERATURE RANGE

PIN DESCRIPTIONS

Symbol

Name

I/O

Description

DA0-DA15

Data A

I/O

Data inputs and outputs for 16 bits of the 18-bit Port A bus.

DA16-DA17

Parity A

I/O

DA16 is the parity bit for DA0-DA7. DA17 is the parity bit for DA8-

DA15. DA16 and DA17 can be used as two extra data bits if the

parity generate function is disabled.

CSA

Chip Select A

I

Port A is accessed when Chip Select A is LOW.

DSA

Data Strobe A

I

Data is written into Port A on the rising edge of Data Strobe when

Chip Select is LOW. Data is read out of Port A on the falling edge of

Data Strobe when Chip Select is LOW.

R/

WA

Read/Write A

I

This pin controls the read or write direction of Port A. When

CSA is

LOW and R/

WA is HIGH, data is read from Port A on the falling edge

of

DSA. When CSA is LOW and R/WA is LOW, data is written into

Port A on the rising edge of

DSA.

A0, A1

Addresses

I

When Chip Select A is asserted, A0, A1, and Read/Write A are used

to select one of six internal resources.

DB0-DB7

Data B

I / O

Data inputs and outputs for 8 bits of the 9-bit Port B bus.

DB8

Parity B

I / O

DB8 is the parity bit for DB0-DB7. DB8 can be used as a data bit if

the parity generate function is disabled.

RB (DSB)

Read B

I or O

If Port B is programmed to processor mode, this pin functions as an

input. If Port B is programmed to peripheral mode this pin functions

as an output. This pin can function as part of an Intel-style interface

(

RB) or as part of a Motorola-style interface (DSB). As an Intel-style

interface, data is read from Port B on a falling edge of

RB. As a

Motorola-style interface, data is read on the falling edge of

DSB or

written on the rising edge of

DSB through Port B. The Default is Intel-

style processor mode (

RB as an input).

WB (R/WB)

Write B

I or O

If Port B is programmed to processor mode, this pin functions as an

input. If Port B is programmed to peripheral mode this pin functions

as an output. This pin can function as part of an Intel-style interface

(

WB) or as part of a Motorola-style interface (R/WB). As an Intel

style interface, data is written to Port B on a rising edge of

WB. As

a Motorola-style interface, data is read (R/

WB = HIGH) or written (R/

WB = LOW) to Port B in conjunction with a Data Strobe B falling or

rising edge. The Default is Intel-style processor mode (

WB as input).

RER

Reread

I

Loads A-to-B FIFO Read Pointer with the value of the Reread

Pointer when LOW.

REW

Rewrite

I

Loads B-to-A FIFO Write Pointer with the value of the Rewrite

Pointer when LOW.

LDRER

Load Reread

I

Loads the Reread Pointer with the value of the A-to-B FIFO Read

Pointer when HIGH. This signal is accessible through the Command

Register.

LDREW

Load Rewrite

I

Loads the Rewrite Pointer with the value of the B-to-A FIFO Write

Pointer when HIGH. This signal is accessible through the Command

Register.

REQ

Request

I

When Port B is programmed in peripheral mode, asserting this pin

begins a data transfer. Request can be programmed either active

HIGH or active LOW.

2669 tbl 01

Similar Part No. - IDT72510L25J

Manufacturer	Part #	Datasheet	Description
Integrated Device Techn...	IDT72511	434Kb / 28P	PARALLEL BIDIRECTIONAL FIFO 512 x 18 & 1024 x 18
	IDT72511L25G	434Kb / 28P	PARALLEL BIDIRECTIONAL FIFO 512 x 18 & 1024 x 18
	IDT72511L25GB	434Kb / 28P	PARALLEL BIDIRECTIONAL FIFO 512 x 18 & 1024 x 18
	IDT72511L25J	434Kb / 28P	PARALLEL BIDIRECTIONAL FIFO 512 x 18 & 1024 x 18
	IDT72511L25JB	434Kb / 28P	PARALLEL BIDIRECTIONAL FIFO 512 x 18 & 1024 x 18

More results

Similar Description - IDT72510L25J

Manufacturer	Part #	Datasheet	Description
Integrated Device Techn...	IDT72511	434Kb / 28P	PARALLEL BIDIRECTIONAL FIFO 512 x 18 & 1024 x 18
Sharp Corporation	LH540215	423Kb / 48P	512 x 18 / 1024 x 18 Synchronous FIFO
Integrated Device Techn...	IDT72V01	133Kb / 13P	3.3 VOLT CMOS ASYNCHRONOUS FIFO 512 x 9, 1024 x 9, 2048 x 9, 4096 x 9
	IDT72205LB	181Kb / 16P	CMOS SyncFIFOO 256 x 18, 512 x 18, 1024 x 18, 2048 x 18 and 4096 x 18
	IDT72201	199Kb / 19P	CMOS SyncFIFO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9
	IDT72421	196Kb / 14P	CMOS SyncFIFOO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9
	IDT7280	142Kb / 12P	CMOS DUAL ASYNCHRONOUS FIFO DUAL 256 x 9, DUAL 512 x 9, DUAL 1024 x 9
Toshiba Semiconductor	TC9WMB1FK	158Kb / 15P	1024-Bit (128 x 8 Bit) / 2048-Bit (256 x 8 Bit) 2-Wire Serial E2PROM
Sharp Corporation	LH540202	156Kb / 18P	CMOS 1024 x 9 Asynchronous FIFO
Texas Instruments	SN74V215	590Kb / 43P	[Old version datasheet] 512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES

More results

IDT72510L25J Datasheet(PDF) 3 Page - Integrated Device Technology

IDT72510L25J Datasheet(HTML) 3 Page - Integrated Device Technology

Similar Part No. - IDT72510L25J

Similar Description - IDT72510L25J

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

Datasheet Download

Link URL