Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

IDT7015S Datasheet(PDF) 16 Page - Integrated Device Technology

Part No. IDT7015S
Description  HIGH-SPEED 8K x 9 DUAL-PORT STATIC RAM
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

IDT7015S Datasheet(HTML) 16 Page - Integrated Device Technology

Back Button IDT7015S Datasheet HTML 12Page - Integrated Device Technology IDT7015S Datasheet HTML 13Page - Integrated Device Technology IDT7015S Datasheet HTML 14Page - Integrated Device Technology IDT7015S Datasheet HTML 15Page - Integrated Device Technology IDT7015S Datasheet HTML 16Page - Integrated Device Technology IDT7015S Datasheet HTML 17Page - Integrated Device Technology IDT7015S Datasheet HTML 18Page - Integrated Device Technology IDT7015S Datasheet HTML 19Page - Integrated Device Technology IDT7015S Datasheet HTML 20Page - Integrated Device Technology  
Zoom Inzoom in Zoom Outzoom out
 16 / 20 page
background image
6.12
16
IDT7015S/L
HIGH-SPEED 8K x 9 DUAL-PORT STATIC RAM
MILITARY AND COMMERCIAL TEMPERATURE RANGES
TRUTH TABLE II —
ADDRESS BUSY ARBITRATION
Inputs
Outputs
A0L-A12L
CE
CE
CE
CE
CEL
CE
CE
CE
CE
CER A0R-A12R BUSY
BUSY
BUSY
BUSY
BUSYL
(1)
BUSY
BUSY
BUSY
BUSY
BUSYR
(1)
Function
XX
NO MATCH
H
H
Normal
HX
MATCH
H
H
Normal
XH
MATCH
H
H
Normal
LL
MATCH
(2)
(2)
Write Inhibit
(3)
NOTES:
2954 tbl 16
1. Pins
BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSYX outputs on the
IDT7015 are push-pull, not open drain outputs. On slaves the
BUSYX input internally inhibits writes.
2. "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. "H" if the inputs to the opposite port became stable
after the address and enable inputs of this port. If t APS is not met, either
BUSYL or BUSYR = Low will result. BUSYL and BUSYR outputs can not be low
simultaneously.
3. Writes to the left port are internally ignored when
BUSYL outputs are driving low regardless of actual logic level on the pin. Writes to the right port are
internally ignored when
BUSYR outputs are driving low regardless of actual logic level on the pin.
TRUTH TABLE III — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE(1,2)
Functions
D0 - D8 Left
D0 - D8 Right
Status
No Action
1
1
Semaphore free
Left Port Writes "0" to Semaphore
0
1
Left port has semaphore token
Right Port Writes "0" to Semaphore
0
1
No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore
1
0
Right port obtains semaphore token
Left Port Writes "0" to Semaphore
1
0
No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore
0
1
Left port obtains semaphore token
Left Port Writes "1" to Semaphore
1
1
Semaphore free
Right Port Writes "0" to Semaphore
1
0
Right port has semaphore token
Right Port Writes "1" to Semaphore
1
1
Semaphore free
Left Port Writes "0" to Semaphore
0
1
Left port has semaphore token
Left Port Writes "1" to Semaphore
1
1
Semaphore free
NOTES:
2954 tbl 17
1. This table denotes a sequence of events for only one of the eight semaphores on the IDT7015.
2. There are eight semaphore flags written to via I/O0 and read from I/O0-8. These eight semaphores are addressed by A0 - A2.
FUNCTIONAL DESCRIPTION
The IDT7015 provides two ports with separate control,
address and I/O pins that permit independent access for reads
or writes to any location in memory. The IDT7015 has an
automatic power down feature controlled by
CE. The CE
controls on-chip power down circuitry that permits the respec-
tive port to go into a standby mode when not selected (
CE
High). When a port is enabled, access to the entire memory
array is permitted.
INTERRUPTS
If the user chooses to use the interrupt function, a memory
location (mail box or message center) is assigned to each port.
The left port interrupt flag (
INTL) is asserted when the right port
writes to memory location 1FFE where a write is defined as
the
CE = R/W = VIL per the Truth Table. The left port clears
the interrupt by an address location 1FFE access when
CER
=
OER =VIL, R/W is a "don't care". Likewise, the right port
interrupt flag (
INTR) is asserted when the left port writes to
memory location 1FFF and to clear the interrupt flag (
INTR),
the right port must access memory location 1FFF. The
message (9 bits) at 1FFE or 1FFF is user-defined since it is an
addressable SRAM location. If the interrupt function is not
used, address locations 1FFE and 1FFF are not used as mail
boxes but are still part of the random access memory. Refer
to Truth Table for the interrupt operation.
BUSY LOGIC
Busy Logic provides a hardware indication that both ports
of the RAM have accessed the same location at the same
time. It also allows one of the two accesses to proceed and
signals the other side that the RAM is “Busy”. The busy pin can
then be used to stall the access until the operation on the other
side is completed. If a write operation has been attempted
from the side that receives a busy indication, the write signal
is gated internally to prevent the write from proceeding.
The use of busy logic is not required or desirable for all


Similar Part No. - IDT7015S

ManufacturerPart No.DatasheetDescription
Integrated Device Technology
Integrated Device Techn...
IDT7015S IDT-IDT7015S Datasheet
165Kb / 20P
   HIGH-SPEED 8K x 9 DUAL-PORT STATIC RAM
IDT7015S IDT-IDT7015S Datasheet
190Kb / 21P
   HIGH-SPEED 8K x 9 DUAL-PORT STATIC RAM
IDT7015S IDT-IDT7015S Datasheet
190Kb / 21P
   HIGH-SPEED 8K x 9 DUAL-PORT STATIC RAM
IDT7015S12G IDT-IDT7015S12G Datasheet
165Kb / 20P
   HIGH-SPEED 8K x 9 DUAL-PORT STATIC RAM
IDT7015S12GB IDT-IDT7015S12GB Datasheet
165Kb / 20P
   HIGH-SPEED 8K x 9 DUAL-PORT STATIC RAM
More results

Similar Description - IDT7015S

ManufacturerPart No.DatasheetDescription
Integrated Device Technology
Integrated Device Techn...
IDT7015S IDT-IDT7015S_16 Datasheet
190Kb / 21P
   HIGH-SPEED 8K x 9 DUAL-PORT STATIC RAM
IDT7015S IDT-IDT7015S_17 Datasheet
190Kb / 21P
   HIGH-SPEED 8K x 9 DUAL-PORT STATIC RAM
IDT7015S IDT-IDT7015S_06 Datasheet
165Kb / 20P
   HIGH-SPEED 8K x 9 DUAL-PORT STATIC RAM
IDT70V16 IDT-IDT70V16 Datasheet
168Kb / 18P
   HIGH-SPEED 3.3V 16/8K X 9 DUAL-PORT STATIC RAM
IDT70T16 IDT-IDT70T16 Datasheet
158Kb / 18P
   HIGH-SPEED 2.5V 16/8K X 9 DUAL-PORT STATIC RAM
IDT7035S IDT-IDT7035S_15 Datasheet
672Kb / 19P
   HIGH-SPEED 8K x 18 DUAL-PORT STATIC RAM
IDT7025S IDT-IDT7025S Datasheet
294Kb / 20P
   HIGH-SPEED 8K x 16 DUAL-PORT STATIC RAM
IDT7025L15PFG IDT-IDT7025L15PFG Datasheet
192Kb / 22P
   HIGH-SPEED 8K x 16 DUAL-PORT STATIC RAM
IDT7005S IDT-IDT7005S_16 Datasheet
733Kb / 21P
   HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM
IDT7005S IDT-IDT7005S Datasheet
265Kb / 20P
   HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM
More results


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz