Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

AT89LP4052 Datasheet(PDF) 30 Page - ATMEL Corporation

Part # AT89LP4052
Description  Single Clock Cycle per Byte Fetch
Download  94 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT89LP4052 Datasheet(HTML) 30 Page - ATMEL Corporation

Back Button AT89LP4052_14 Datasheet HTML 26Page - ATMEL Corporation AT89LP4052_14 Datasheet HTML 27Page - ATMEL Corporation AT89LP4052_14 Datasheet HTML 28Page - ATMEL Corporation AT89LP4052_14 Datasheet HTML 29Page - ATMEL Corporation AT89LP4052_14 Datasheet HTML 30Page - ATMEL Corporation AT89LP4052_14 Datasheet HTML 31Page - ATMEL Corporation AT89LP4052_14 Datasheet HTML 32Page - ATMEL Corporation AT89LP4052_14 Datasheet HTML 33Page - ATMEL Corporation AT89LP4052_14 Datasheet HTML 34Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 94 page
background image
30
3547J–MICRO–10/09
AT89LP2052/LP4052
Figure 16-6. Timer/Counter 1 PWM Mode 0
Figure 16-7. Timer/Counter 1 PWM Mode 1
16.6
Timer/Counter Pin Configuration
In order to use the counter input function or pulse width modulation output feature of Timer 0 or
Timer 1, the Timer pins T0 (P3.4) and T1 (P3.5) must be configured appropriately. See Section
15.7 “Port Alternate Functions” on page 23. For the external counter input function, T0 or T1
should be configured as input-only, or as bidirectional with P3.4 or P3.5 set to “1”. The counter
function may also be triggered by an internal event if T0 or T1 is configured in a bidirectional or
output mode and the port bit is toggled accordingly. To enable a PWM output on T0 or T1, the
pin must be configured in a bidirectional or output mode with P3.4 or P3.5 set to “1”. Setting the
PWM0EN or PWM1En bits in TCONB will not automatically configure the pins as outputs. The
PWM outputs will use a full CMOS push-pull driver if they are in the quasi-bidirectional or output
configurations.
17. External Interrupts
The INT0 and INT1 external interrupt sources can be programmed to be level-activated or tran-
sition-activated by setting or clearing bit IT1 or IT0 in Register TCON. If ITx = 0, external
interrupt x is triggered by a detected low at the INTx pin. If ITx = 1, external interrupt x is nega-
tive edge-triggered. In this mode if successive samples of the INTx pin show a high in one cycle
OSC
TR1
GATE
INT1 Pin
TL1
(8 Bits)
Control
PSC1
TH1
(8 Bits)
OCR1
RH1
(8 Bits)
=
T1
OSC
TR1
GATE
INT1 Pin
TL1
(8 Bits)
Control
TH1
(8 Bits)
OCR1
RH1
(8 Bits)
=
T1
RL1
(8 Bits)


Similar Part No. - AT89LP4052_14

ManufacturerPart #DatasheetDescription
logo
ATMEL Corporation
AT89LP4052-20PI ATMEL-AT89LP4052-20PI Datasheet
1Mb / 90P
   8-bit Microcontroller with 2/4-Kbyte Flash
AT89LP4052-20PU ATMEL-AT89LP4052-20PU Datasheet
1Mb / 90P
   8-bit Microcontroller with 2/4-Kbyte Flash
AT89LP4052-20PU ATMEL-AT89LP4052-20PU Datasheet
1Mb / 93P
   8-bit Microcontroller with 2/4-Kbyte Flash
AT89LP4052-20PU ATMEL-AT89LP4052-20PU Datasheet
1Mb / 94P
   8-bit Microcontroller with 2/4-Kbyte Flash
AT89LP4052-20SI ATMEL-AT89LP4052-20SI Datasheet
1Mb / 90P
   8-bit Microcontroller with 2/4-Kbyte Flash
More results

Similar Description - AT89LP4052_14

ManufacturerPart #DatasheetDescription
logo
Winbond
W631GG6KB-15 WINBOND-W631GG6KB-15 Datasheet
3Mb / 158P
   Double Data Rate architecture: two data transfers per clock cycle
logo
Elite Semiconductor Mem...
M13L2561616A-2A ESMT-M13L2561616A-2A Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
logo
ATMEL Corporation
AT28C17 ATMEL-AT28C17_14 Datasheet
201Kb / 12P
   Self-Timed Byte Write Cycle
logo
Winbond
W9751G6KB-25 WINBOND-W9751G6KB-25 Datasheet
1Mb / 87P
   Double Data Rate architecture: two data transfers per clock cycle
logo
Elite Semiconductor Mem...
M13L32321A-2G ESMT-M13L32321A-2G Datasheet
1Mb / 48P
   Double-data-rate architecture, two data transfers per clock cycle
M13S128324A-2M ESMT-M13S128324A-2M Datasheet
1Mb / 48P
   Double-data-rate architecture, two data transfers per clock cycle
M13S5121632A-2S ESMT-M13S5121632A-2S Datasheet
705Kb / 48P
   Double-data-rate architecture, two data transfers per clock cycle
M13S2561616A-2S ESMT-M13S2561616A-2S Datasheet
1Mb / 49P
   Double-data-rate architecture, two data transfers per clock cycle
logo
Winbond
W9412G2IB4 WINBOND-W9412G2IB4 Datasheet
832Kb / 50P
   Double Data Rate architecture; two data transfers per clock cycle
W9412G6JH-5 WINBOND-W9412G6JH-5 Datasheet
1Mb / 53P
   Double Data Rate architecture; two data transfers per clock cycle
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com