Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

HD74CDCF2510B Datasheet(PDF) 5 Page - Hitachi Semiconductor

Part No. HD74CDCF2510B
Description  140 MHz, 0 to 85°C Operation 3.3-V Phase-lock Loop Clock Driver
Download  11 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  HITACHI [Hitachi Semiconductor]
Homepage  http://www.renesas.com/eng
Logo 

HD74CDCF2510B Datasheet(HTML) 5 Page - Hitachi Semiconductor

 
Zoom Inzoom in Zoom Outzoom out
 5 / 11 page
background image
HD74CDCF2510B
5
Pin Function
Pin name
N o .
Type
Description
CLK
24
I
Clock input. CLK provides the clock signal to be distributed by the
HD74CDCF2510B clock driver. CLK is used to provide the
reference signal to the integrated PLL that generates the clock
output signals. CLK must have a fixed frequency and fixed phase
for the PLL to obtain phase lock. Once the circuit is powered up
and a valid CLK signal is applied, a stabilization time is required for
the PLL to phase lock the feedback signal to its reference signal.
FBIN
13
I
Feedback input. FBIN provides the feedback signal to the internal
PLL. FBIN must be hard-wired to FBOUT to complete the PLL. The
integrated PLL synchronizes CLK and FBIN so that there is
nominally zero phase error between CLK and FBIN.
G
11
I
Output bank enable. G is the output enable for outputs 1Y(0:9).
When G is low, outputs 1Y(0:9)are disabled to a logic-low state.
When G is high, all outputs 1Y(0:9) are enabled and switch at the
same frequency as CLK.
FBOUT
12
O
Feedback output. FBOUT is dedicated for external feedback. It
switches at the same frequency as CLK. When externally wired to
FBIN, FBOUT completes the feedback loop of the PLL.
1Y(0:9)
3, 4, 5, 8, 9,
15, 16, 17,
20, 21
O
Clock outputs. These outputs provide low-skew copies of CLK.
Output bank 1Y(0:9) is enabled via the G input. These outputs can
be disabled to a logic low state by deasserting the G control input.
AV
CC
23
Power
Analog power supply. AV
CC provides the power reference for the
analog circuitry. In addition, AV
CC can be used to bypass the PLL
for test purposes. When AV
CC is strapped to ground, PLL is
bypassed and CLK is buffered directly to the device outputs.
AGND
1
Ground Analog ground. AGND provides the ground reference for the
analog circuitry.
V
CC
2, 10, 14, 22 Power
Power supply
GND
6, 7, 18,19
Ground Ground


Html Pages

1  2  3  4  5  6  7  8  9  10  11 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn