Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

SMDA05C-8 Datasheet(PDF) 2 Page - General Semiconductor

Part No. SMDA05C-8
Description  SURFACE MOUNT DIODE ARRAY TRANSIENT VOLTAGE SUPPRESSOR
Download  2 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  GE [General Semiconductor]
Homepage  http://www.vishay.com
Logo 

SMDA05C-8 Datasheet(HTML) 2 Page - General Semiconductor

   
Zoom Inzoom in Zoom Outzoom out
 2 / 2 page
background image
ELECTRICAL CHARACTERISTICS at 25°C
MINIMUM
MAXIMUM
MAXIMUM
MAXIMUM
MAXIMUM
DEVICE
BREAKDOWN
CLAMPING
CLAMPING
REVERSE
JUNCTION
PART
MARKING
STAND-OFF
VOLTAGE at IT=1.0mA
VOLTAGE
VOLTAGE
LEAKAGE
CAPACITANCE
NUMBER
CODE
VOLTAGE
(NOTE 1)
at IPP = 1A
at IPP = 5A
CURRENT at VWM
(NOTE 3)
BIDIRECTIONAL
VWM
V(BR)
VC (NOTE 2)
VC (NOTE 2)
ID
CJ
Volts
Volts
Volts
Volts
µµApF
SMDA05C-8
SEB
5.0
6.0*
9.8
11.0
100.0
350
SMDA12C-8
SED
12.0
13.4
19.0
24.0
1.0
150
SMDA15C-8
SEF
15.0
16.7
24.0
30.0
1.0
120
SMDA24C-8
SEH
24.0
26.7
43.0
55.0
1.0
100
NOTES:
(1) V(BR) measured at pulse width of 300
µs sq. wave or equivalent
(2) Surge current waveform per Fig. 3 and derate per Fig. 2
(3) Junction capacitance measured at 1.0 MHZ and applied VR=0 volts
* V(BR) test current (IT) is 10 mA
0.045 ± 0.005
(1.14 ± .127)
.245 (6.22)
min
0.030 ± 0.005
(.762 ± .127)
0.050 typ.
(.127)
0.160 ± 0.005
(4.06 ± .127)
CIRCUIT DIAGRAM* - top view
SOLDER PAD GEOMETRY
100ns
1
µs
10
µs
100
µs
1ms
10ms
0.01
0.1
1
10
0
25
50
75
100 125 150 175 200
0
25
50
75
100
0
10
20
3040
5060
70
80
0
50
100
150
FIG. 1 - PEAK PULSE POWER RATING CURVE
FIG. 2 - PULSE DERATING CURVE
FIG. 3 - PULSE WAVEFORM
t, TIME,
µs
TA, AMBIENT TEMPERATURE, °C
td, PULSE DURATION, sec.
PULSE DURATION
(td) IS DEFINED as
the POINT WHERE
the PEAK CURRENT
DECAYS to 50%
of IPP
WAVEFORM - SEE FIG. 3
NON-REPETITIVE
8/20
µs WAVEFORM AS
DEFINED BY ANSI/EEE C62.35
HALF VALUE - IPP
2
PEAK VALUE IPP
tr=8.0
µ sec
RATING AND CHARACTERISTIC CURVES FOR SMDA05C-8 THRU SMDA24C-8
*Application note: Due to the topology of the SMDA array the VRWM and V(BR) specifications also
apply to the differential voltage between any two data line pins.
Hence the SMDA12C-8 is
designed to “see” a maximum voltage excursion of ± 6 volts between any two data lines.
14
8
7
1
GND
GND
GND
GND
N/C
N/C
Dimensions in inches and (millimeters)
td
*SMDA05C-8 is common anode configuration


Html Pages

1  2 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn