Electronic Components Datasheet Search |
|
ADS7888SDCKTG4 Datasheet(PDF) 10 Page - Texas Instruments |
|
ADS7888SDCKTG4 Datasheet(HTML) 10 Page - Texas Instruments |
10 / 29 page www.ti.com 1 2 3 4 5 9 10 16 CS SCLK SDO td5 td6 Invalid Data Valid Data SDO 1 5 4 3 2 6 10 9 8 7 13 12 11 16 15 14 1 5 4 3 2 6 10 9 8 7 13 12 11 16 15 14 SCLK Device Fully Powered-Up Device Starts Powering Up CS ADS7887 ADS7888 SLAS468 – JUNE 2005 Figure 4. Entering Power Down Mode A dummy cycle with CS low for more than 10 SCLK falling edges brings the device out of power down mode. For the device to come to the fully powered up condition it takes 0.8 µs. CS can be pulled high any time after the 10th falling edge as shown in Figure 5. It is not necessary to continue until the 16th clock if the next conversion starts 0.8 µs after CS going low of the dummy cycle and the quiet time (tq) condition is met. Figure 5. Exiting Power Down Mode 10 |
Similar Part No. - ADS7888SDCKTG4 |
|
Similar Description - ADS7888SDCKTG4 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |