Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

TLV1549C Datasheet(PDF) 5 Page - Texas Instruments

Part # TLV1549C
Description  10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TLV1549C Datasheet(HTML) 5 Page - Texas Instruments

  TLV1549C_14 Datasheet HTML 1Page - Texas Instruments TLV1549C_14 Datasheet HTML 2Page - Texas Instruments TLV1549C_14 Datasheet HTML 3Page - Texas Instruments TLV1549C_14 Datasheet HTML 4Page - Texas Instruments TLV1549C_14 Datasheet HTML 5Page - Texas Instruments TLV1549C_14 Datasheet HTML 6Page - Texas Instruments TLV1549C_14 Datasheet HTML 7Page - Texas Instruments TLV1549C_14 Datasheet HTML 8Page - Texas Instruments TLV1549C_14 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 20 page
background image
TLV1549C, TLV1549I, TLV1549M
10-BIT ANALOG-TO-DIGITAL CONVERTERS
WITH SERIAL CONTROL
SLAS071C – JANUARY 1993 – REVISED MARCH 1995
5
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
mode 5: slow mode, CS inactive (high) between transfers, 11- to 16-clock transfer
In this mode, CS is inactive (high) between serial I/O-CLOCK transfers and each transfer can be 11 to 16 clocks
long. The falling edge of CS begins the sequence by removing DATA OUT from the high-impedance state. The
rising edge of CS ends the sequence by returning DATA OUT to the high-impedance state within the specified
delay time. Also, the rising edge of CS disables I/O CLOCK within a setup time plus two falling edges of the
internal system clock.
mode 6: slow mode, CS active (low) continuously, 16-clock transfer
In this mode, CS is active (low) between serial I/O-CLOCK transfers and each transfer must be exactly 16 clocks
long. After the initial conversion cycle, CS is held active (low) for subsequent conversions. The falling edge of
the sixteenth I/O CLOCK then begins each sequence by removing DATA OUT from the low state, allowing the
MSB of the previous conversion to appear immediately at DATA OUT. The device is then ready for the next
16-clock transfer initiated by the serial interface.
analog input sampling
Sampling of the analog input starts on the falling edge of the third I/O CLOCK, and sampling continues for seven
I/O CLOCK periods. The sample is held on the falling edge of the tenth I/O CLOCK.
converter and analog input
The CMOS threshold detector in the successive-approximation conversion system determines each bit by
examining the charge on a series of binary-weighted capacitors (see Figure 1). In the first phase of the
conversion process, the analog input is sampled by closing the SC switch and all ST switches simultaneously.
This action charges all the capacitors to the input voltage.
In the next phase of the conversion process, all ST and SC switches are opened and the threshold detector
begins identifying bits by identifying the charge (voltage) on each capacitor relative to the reference (REF–)
voltage. In the switching sequence, ten capacitors are examined separately until all ten bits are identified and
then the charge-convert sequence is repeated. In the first step of the conversion phase, the threshold detector
looks at the first capacitor (weight = 512). Node 512 of this capacitor is switched to the REF+ voltage, and the
equivalent nodes of all the other capacitors on the ladder are switched to REF–. If the voltage at the summing
node is greater than the trip point of the threshold detector (approximately one-half VCC), a bit 0 is placed in
the output register and the 512-weight capacitor is switched to REF–. If the voltage at the summing node is less
than the trip point of the threshold detector, a bit 1 is placed in the register and this 512-weight capacitor remains
connected to REF+ through the remainder of the successive-approximation process. The process is repeated
for the 256-weight capacitor, the 128-weight capacitor, and so forth down the line until all bits are determined.
With each step of the successive-approximation process, the initial charge is redistributed among the
capacitors. The conversion process relies on charge redistribution to determine the bits from MSB to LSB.


Similar Part No. - TLV1549C_14

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
TLV1549CD TI-TLV1549CD Datasheet
238Kb / 15P
[Old version datasheet]   10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
TLV1549CD TI1-TLV1549CD Datasheet
596Kb / 19P
[Old version datasheet]   10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
TLV1549CDG4 TI1-TLV1549CDG4 Datasheet
596Kb / 19P
[Old version datasheet]   10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
TLV1549CDR TI1-TLV1549CDR Datasheet
596Kb / 19P
[Old version datasheet]   10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
TLV1549CDRG4 TI1-TLV1549CDRG4 Datasheet
596Kb / 19P
[Old version datasheet]   10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
More results

Similar Description - TLV1549C_14

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
TLC1549IPE4 TI1-TLC1549IPE4 Datasheet
254Kb / 17P
[Old version datasheet]   10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
TLV1549 TI1-TLV1549 Datasheet
596Kb / 19P
[Old version datasheet]   10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
TLC1549C TI-TLC1549C Datasheet
238Kb / 15P
[Old version datasheet]   10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
TLV1549C TI-TLV1549C Datasheet
238Kb / 15P
[Old version datasheet]   10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
TLC1549C TI1-TLC1549C_14 Datasheet
257Kb / 18P
[Old version datasheet]   10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
TLC548C TI-TLC548C Datasheet
167Kb / 12P
[Old version datasheet]   8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
TLC0831C TI-TLC0831C Datasheet
206Kb / 14P
[Old version datasheet]   8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
TLC0831C TI1-TLC0831C_14 Datasheet
915Kb / 21P
[Old version datasheet]   8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
TLC0834C TI1-TLC0834C_14 Datasheet
794Kb / 20P
[Old version datasheet]   8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
TLC0831 TI1-TLC0831 Datasheet
656Kb / 19P
[Old version datasheet]   8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com