Electronic Components Datasheet Search
  English  ▼

Delete All


Preview PDF Download HTML

ADS807 Datasheet(PDF) 14 Page - Texas Instruments

Part No. ADS807
Description  12-Bit, 53MHz Sampling ANALOG-TO-DIGITAL CONVERTER
Download  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

ADS807 Datasheet(HTML) 14 Page - Texas Instruments

Back Button ADS807_14 Datasheet HTML 10Page - Texas Instruments ADS807_14 Datasheet HTML 11Page - Texas Instruments ADS807_14 Datasheet HTML 12Page - Texas Instruments ADS807_14 Datasheet HTML 13Page - Texas Instruments ADS807_14 Datasheet HTML 14Page - Texas Instruments ADS807_14 Datasheet HTML 15Page - Texas Instruments ADS807_14 Datasheet HTML 16Page - Texas Instruments ADS807_14 Datasheet HTML 17Page - Texas Instruments ADS807_14 Datasheet HTML 18Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 22 page
background image
IN (Pin-25)
IN (Pin-24)
2Vp-p Differential
2V to 3V
3V to 2V
1Vp-p Times 2 Inputs
or External
2Vp-p Single-Ended
1.5V to 3.5V
2Vp-p Times 1 Input
or External
3Vp-p Differential
1.75V to 3.35V 3.25V to 1.75V +3.25V +1.75V
1.5Vp-p Times 2 Inputs
or External
3Vp-p Single-Ended
1V to 4V
+3.25V +1.75V
3Vp-p Times 1 Input
or External
TABLE III. Coding Table for Single-Ended Input Configuration
with IN Tied to the Common-Mode Voltage.
TABLE II. Coding Table for Single-Ended Input Configuration
with IN Tied to the Common-Mode Voltage.
If it is desired to switch between internal and external refer-
ences, disconnect switches must be added between the exter-
nal references and the ADS807.
Clock Input Requirements
Clock jitter is critical to the SNR performance of high-
high-resolution A/D converters. Clock jitter leads to aperture
jitter (tA), which adds noise to the signal being converted. The
ADS807 samples the input signal on the rising edge of the CLK
input. Therefore, this edge should have the lowest possible
jitter. The jitter noise contribution to total SNR is given by the
following equation. If this value is near your system require-
ments, input clock jitter must be reduced.
Jitter SNR
rms signal to rms noise
where: ƒIN is input signal frequency
tA is rms clock jitter
Particularly in undersampling applications, special consider-
ation should be given to clock jitter. The clock input should be
treated as an analog input in order to achieve the highest
level of performance. Any overshoot or undershoot of the
clock signal may cause degradation of the performance.
When digitizing at high sampling rates, the clock should have
50% duty cycle (tH = tL), along with fast rise and fall times of
2ns or less.
Over-Range Indicator (OTR)
If the analog input voltage exceeds the set full-scale range,
an over-range condition exists. The ‘OTR’ pin of the ADS807
can be used to monitor any such out-of-range condition. This
‘OTR’ output is updated along with the data output corre-
sponding to the particular sampled analog input voltage.
Therefore, the OTR data is subject to the same pipeline
delay as the digital data. The OTR output is LOW when the
input voltage is within the defined input range. It will go to
HIGH if the applied signal exceeds the full-scale range.
Data Outputs
The output data format of the ADS807 is in positive Straight
Offset Binary code, as shown in Table II and Table III. This
format can easily be converted into the Binary Two’s Comple-
ment code by inverting the MSB.
It is recommended that the capacitive loading on the data
lines be as low as possible (< 15pF). Higher capacitive
(IN = CM, Pin-23)
+FS – 1LSB (IN = CMV + FSR/2)
1111 1111 1111
+1/2 FS
1100 0000 0000
Bipolar Zero (IN = VCM)
1000 0000 0000
–1/2 FS
0100 0000 0000
–FS (IN = CMV – FSR/2)
0000 0000 0000
+FS – 1LSB (IN = +3V, IN = +2V)
1111 1111 1111
+1/2 FS
1100 0000 0000
Bipolar Zero (IN = IN = VCM)
1000 0000 0000
–1/2 FS
0100 0000 0000
–FS (IN = +2V, IN = +3V)
0000 0000 0000
TABLE I. Reference Voltages for Input Signal Ranges.
loading will cause larger dynamic currents as the digital
outputs are changing. Those high current surges can feed
back to the analog portion of the ADS807 and affect the
performance. If necessary, external buffers or latches close
to the converter’s output pins may be used to minimize the
capacitive loading. They also provide the added benefit of
isolating the ADS807 from high-frequency digital noise on
the bus coupling back into the converter.
Digital Output Driver Supply (VDRV)
The ADS807 features a dedicated supply pin for the output
logic drivers, VDRV, which is not internally connected to the
other supply pins. Setting the voltage at VDRV to +5V or
+3V, the ADS807 produces corresponding logic levels and
can directly interface to the selected logic family. The output
stages are designed to supply sufficient current to drive a
variety of logic families. However, it is recommended to use
the ADS807 with +3V logic supply. This will lower the power
dissipation in the output stages due to the lower output swing
and reduce current glitches on the supply line which may
affect the AC performance of the converter. In some applica-
tions, it might be advantageous to decouple the VDRV pin
with additional capacitors or a pi-filter.
Proper grounding, bypassing, short trace lengths, and the
use of power and ground planes are particularly important for
high-frequency designs. Multilayer PC boards are recom-
mended for best performance since they offer distinct advan-
tages such as minimizing ground impedance, separation of
signal layers by ground layers, etc. The ADS807 should be
treated as an analog component. Whenever possible, the
supply pins should be powered by the analog supply. This
will ensure the most consistent results, since digital supply
lines often carry high levels of noise which otherwise would
be coupled into the converter and degrade the achievable

Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22 

Datasheet Download

Go To PDF Page

Link URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com

Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn