Electronic Components Datasheet Search |
|
MB86831 Datasheet(PDF) 2 Page - Fujitsu Component Limited. |
|
MB86831 Datasheet(HTML) 2 Page - Fujitsu Component Limited. |
2 / 82 page MB86830 Series 2 s FEATURES • IU (integer unit) Maximum operating frequency : 120 MHz SPARC architecture V8E conforming With 32-bits general register :136 / register window : 8 • Instruction cash The entry lock function is supported • Data cache No cash controlling function supported The entry lock function is supported • BIU (bus interface unit) Purifetchi baffa :1 Write buffer :4 The burst mode is supported Programmable chip selection function :6 Programmable weight state control :6 For 8/16/32-bits bus Automatic insertion function of idling cycle after ROM region is accessed For burst mode ROM • With internal clock multiplication circuit • Sleep mode (low power consumption mode) supported • With DRAM controller (except on the MB86836) • With interrupt request controller (IRC) • On-chip general-purpose 16-bit timer (MB86836 only):1 channel (equivalent to the MB86942) • Support for the JTAG test port (MB86836 only) |
Similar Part No. - MB86831 |
|
Similar Description - MB86831 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |