Electronic Components Datasheet Search |
|
TRF7970A Datasheet(PDF) 7 Page - Texas Instruments |
|
|
TRF7970A Datasheet(HTML) 7 Page - Texas Instruments |
7 / 87 page TRF7970A www.ti.com SLOS743K – AUGUST 2011 – REVISED APRIL 2014 4.2 Terminal Functions Table 4-1 describes the signals. Table 4-1. Terminal Functions TERMINAL TYPE (1) DESCRIPTION NAME NO. VDD_A 1 OUT Internal regulated supply (2.7 V to 3.4 V) for analog circuitry VIN 2 SUP External supply input to chip (2.7 V to 5.5 V) VDD_RF 3 OUT Internal regulated supply (2.7 V to 5 V), normally connected to VDD_PA (pin 4) VDD_PA 4 INP Supply for PA; normally connected externally to VDD_RF (pin 3) TX_OUT 5 OUT RF output (selectable output power, 100 mW or 200 mW, with VDD = 5 V) VSS_PA 6 SUP Negative supply for PA; normally connected to circuit ground VSS_RX 7 SUP Negative supply for RX inputs; normally connected to circuit ground RX_IN1 8 INP Main RX input RX_IN2 9 INP Auxiliary RX input VSS 10 SUP Chip substrate ground BAND_GAP 11 OUT Bandgap voltage (VBG = 1.6 V); internal analog voltage reference Selection between ASK and OOK modulation (0 = ASK, 1 = OOK) for Direct Mode 0 or 1. ASK/OOK 12 BID Can be configured as an output to provide the received analog signal output. IRQ 13 OUT Interrupt request INP External data modulation input for Direct Mode 0 or 1 MOD 14 OUT Subcarrier digital data output (see registers 0x1A and 0x1B) VSS_A 15 SUP Negative supply for internal analog circuits; connected to GND VDD_I/O 16 INP Supply for I/O communications (1.8 V to VIN) level shifter. VIN should be never exceeded. I/O_0 17 BID I/O pin for parallel communication I/O_1 18 BID I/O pin for parallel communication I/O pin for parallel communication I/O_2 19 BID TX Enable (in Special Direct Mode) I/O pin for parallel communication I/O_3 20 BID TX Data (in Special Direct Mode) I/O pin for parallel communication I/O_4 21 BID Slave Select signal in SPI mode I/O pin for parallel communication I/O_5 22 BID Data clock output in Direct Mode 1 and Special Direct Mode I/O pin for parallel communication I/O_6 23 BID MISO for serial communication (SPI) Serial bit data output in Direct Mode 1 or subcarrier signal in Direct Mode 0 I/O pin for parallel communication. I/O_7 24 BID MOSI for serial communication (SPI) Selection of power down mode. If EN2 is connected to VIN, then VDD_X is active during power EN2 25 INP down mode 2 (for example, to supply the MCU). DATA_CLK 26 INP Data Clock input for MCU communication (parallel and serial) If EN = 1 (EN2 = don't care) the system clock for MCU is configured. Depending on the crystal that is used, options are as follows (see register 0x09): SYS_CLK 27 OUT 13.56-MHz crystal: Off, 3.39 MHz, 6.78 MHz, or 13.56 MHz 27.12-MHz crystal: Off, 6.78 MHz, 13.56 MHz, or 27.12 MHz If EN = 0 and EN2 = 1, then system clock is set to 60 kHz EN 28 INP Chip enable input (If EN = 0, then chip is in sleep or power-down mode). VSS_D 29 SUP Negative supply for internal digital circuits (1) SUP = Supply, INP = Input, BID = Bidirectional, OUT = Output Copyright © 2011–2014, Texas Instruments Incorporated Terminal Configuration and Functions 7 Submit Documentation Feedback Product Folder Links: TRF7970A |
Similar Part No. - TRF7970A |
|
Similar Description - TRF7970A |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |