Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

DS91C176 Datasheet(PDF) 7 Page - Texas Instruments

Part No. DS91C176
Description  100 MHz Single Channel M-LVDS Transceivers
Download  20 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  TI1 [Texas Instruments]
Homepage  http://www.ti.com
Logo 

DS91C176 Datasheet(HTML) 7 Page - Texas Instruments

Zoom Inzoom in Zoom Outzoom out
 7 / 20 page
background image
DS91C176, DS91D176
www.ti.com
SNLS146K – MARCH 2006 – REVISED NOVEMBER 2009
Switching Characteristics
Over recommended operating supply and temperature ranges unless otherwise specified.
(1) (2)
Symbol
Parameter
Conditions
Min
Typ
Max
Units
DRIVER AC SPECIFICATION
tPLH
Differential Propagation Delay Low to High
RL = 50Ω, CL = 5 pF,
1.3
3.4
5.0
ns
tPHL
Differential Propagation Delay High to Low
CD = 0.5 pF
1.3
3.1
5.0
ns
tSKD1 (tsk(p))
Pulse Skew |tPLHD − tPHLD|
(3) (4)
Figure 8 and Figure 9
300
420
ps
tSKD3
Part-to-Part Skew (5) (4)
1.3
ns
tTLH (tr)
Rise Time (4)
1.0
1.8
3.0
ns
tTHL (tf)
Fall Time (4)
1.0
1.8
3.0
ns
tPZH
Enable Time (Z to Active High)
RL = 50Ω, CL = 5 pF,
8
ns
tPZL
Enable Time (Z to Active Low )
CD = 0.5 pF
8
ns
tPLZ
Disable Time (Active Low to Z)
Figure 10 and Figure 11
8
ns
tPHZ
Disable Time (Active High to Z)
8
ns
tJIT
Random Jitter, RJ (4)
100 MHz Clock Pattern (6)
2.5
5.5
psrms
fMAX
Maximum Data Rate
200
Mbps
RECEIVER AC SPECIFICATION
tPLH
Propagation Delay Low to High
CL = 15 pF
2.0
4.7
7.5
ns
tPHL
Propagation Delay High to Low
Figure 12 Figure 13 and Figure 14
2.0
5.3
7.5
ns
tSKD1 (tsk(p))
Pulse Skew |tPLHD − tPHLD|
(3) (4)
0.6
1.7
ns
tSKD3
Part-to-Part Skew (5) (4)
1.3
ns
tTLH (tr)
Rise Time (4)
0.5
1.2
2.5
ns
tTHL (tf)
Fall Time (4)
0.5
1.2
2.5
ns
tPZH
Enable Time (Z to Active High)
RL = 500Ω, CL = 15 pF
10
ns
tPZL
Enable Time (Z to Active Low)
Figure 15 and Figure 16
10
ns
tPLZ
Disable Time (Active Low to Z)
10
ns
tPHZ
Disable Time (Active High to Z)
10
ns
fMAX
Maximum Data Rate
200
Mbps
(1)
All typicals are given for VCC = 3.3V and TA = 25°C.
(2)
CL includes fixture capacitance and CD includes probe capacitance.
(3)
tSKD1, |tPLHD − tPHLD|, is the magnitude difference in differential propagation delay time between the positive going edge and the negative
going edge of the same channel.
(4)
Not production tested. Guaranteed by a statistical analysis on a sample basis at the time of characterization.
(5)
tSKD3, Part-to-Part Skew, is defined as the difference between the minimum and maximum specified differential propagation delays. This
specification applies to devices at the same VCC and within 5°C of each other within the operating temperature range.
(6)
Stimulus and fixture Jitter has been subtracted.
Test Circuits and Waveforms
Figure 3. Differential Driver Test Circuit
Copyright © 2006–2009, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Links: DS91C176 DS91D176


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn