Electronic Components Datasheet Search |
|
DP83848I Datasheet(PDF) 81 Page - Texas Instruments |
|
DP83848I Datasheet(HTML) 81 Page - Texas Instruments |
81 / 97 page www.national.com 80 8.2.27 RMII Receive Timing Note: Per the RMII Specification, output delays assume a 25pF load. Note: CRS_DV is asserted asynchronously in order to minimize latency of control signals through the why. CRS_DV may toggle synchronously at the end of the packet to indicate CRS deassertion. Note: RX_DV is synchronous to X1. While not part of the RMII specification, this signal is provided to simplify recovery of receive data. Parameter Description Notes Min Typ Max Units T2.27.1 X1 Clock Period 50 MHz Reference Clock 20 ns T2.27.2 RXD[1:0], CRS_DV, RX_DV and RX_ER output delay from X1 rising 2 14 ns T2.27.3 CRS ON delay From JK symbol on PMD Receive Pair to initial assertion of CRS_DV 18.5 bits T2.27.4 CRS OFF delay From TR symbol on PMD Receive Pair to initial deassertion of CRS_DV 27 bits T2.27.5 RXD[1:0] and RX_ER latency From symbol on Receive Pair. Elasticity buffer set to default value (01) 38 bits CRS_DV X1 RXD[1:0] RX_ER T2.27.2 T2.27.1 T2.27.2 PMD Input Pair IDLE Data (J/K) T2.27.3 T2.27.5 Data (TR) T2.27.4 RX_DV T2.27.2 T2.27.2 |
Similar Part No. - DP83848I_14 |
|
Similar Description - DP83848I_14 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |