ZSPM8825-KIT

Evaluation Kit for the ZSPM1025D Controller

Kit Description

November 26, 2013

© 2013 Zentrum Mikroelektronik Dresden AG

— Rev. 1.00

All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without the prior

written consent of the copyright owner. The information furnished in this publication is subject to changes without notice.

13 of 19

6.3.

Output Capacitor Range Selection

The ZSPM1025D controllers have been pre-configured with four sets of compensation loop parameters. Each set

of compensation parameters has been designed to match a range of output capacitors (see the ZSPM1025D

Data Sheet for more information on the output capacitor ranges). The Evaluation Board enables the customer to

test the performance of the controller for each of the four output capacitor ranges. A minimum set of ceramic

capacitors are always present on the output of the Murata OKLP-X/25-W12-C Power Block (capacitor range #1,

no jumper on J7) and further capacitor banks can be selected with a jumper on header J7 (see Table 6.2). The

type and number of capacitors connected to the output for each range are listed in Table 6.2. On the Evaluation

Board, one of the three LEDs adjacent to J7 will turn green to indicate if capacitor range #2, #3, or #4 has been

selected (see Figure 6.1). If none of the LEDs is on, it means that capacitor range #1 has been selected.

Figure 6.1

J7 - Output Capacitor Range Hardware Selection

It is important to ensure that the output capacitor range selected on J7 matches the compensator selected for the

ZSPM1025D. The compensator can be selected on the J5 DIP switch with switches 5 through 8 (see Table 6.2).

Important: Ensure that for the set of switches 5 through 8 on DIP switch J5, only one switch is in the ON position.

The output voltage slew rate is always set to 10 V/ms on the ZSPM8825 Evaluation Board.

Table 6.2

ZSPM8825 Evaluation Board

– Output Capacitors

Capacitor

Range

Ceramic

Capacitor

Bulk Electrolytic

Capacitors

Header J7

DIP Switch J5

#1

3 x 100µF 6.3V X5R

2 x 47µF 10V X7R

None

Comp0 Setting

#2

7 x 100µF 6.3V X5R

4 x 47µF 10V X7R

None

Comp1 Setting

#3

3 x 100µF 6.3V X5R

2 x 47µF 10V X7R

3 x 470µF, 7m

Ω ESR

Comp2 Setting

#4

7 x 100µF 6.3V X5R

4 x 47µF 10V X7R

8 x 470µF, 7m

Ω ESR

Comp3 Setting