Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

DS1245W Datasheet(PDF) 2 Page - Dallas Semiconductor

Part No. DS1245W
Description  3.3V 1024k Nonvolatile SRAM
Download  11 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  DALLAS [Dallas Semiconductor]
Homepage  http://www.dalsemi.com
Logo 

DS1245W Datasheet(HTML) 2 Page - Dallas Semiconductor

 
Zoom Inzoom in Zoom Outzoom out
 2 / 11 page
background image
DS1245W
2 of 11
DESCRIPTION
The DS1245W 3.3V 1024k Nonvolatile SRAM is a 1,048,576-bit, fully static, nonvolatile SRAM
organized as 131,072 words by 8 bits. Each NV SRAM has a self-contained lithium energy source and
control circuitry which constantly monitors VCC for an out-of-tolerance condition. When such a condition
occurs, the lithium energy source is automatically switched on and write protection is unconditionally
enabled to prevent data corruption. DIP-package DS1245W devices can be used in place of existing 128k
x 8 static RAMs directly conforming to the popular bytewide 32-pin DIP standard. DS1245W devices in
the PowerCap Module package are directly surface mountable and are normally paired with a DS9034PC
PowerCap to form a complete Nonvolatile SRAM module. There is no limit on the number of write
cycles that can be executed and no additional support circuitry is required for microprocessor interfacing.
READ MODE
The DS1245W executes a read cycle whenever WE (Write Enable) is inactive (high) and CE (Chip
Enable) and OE (Output Enable) are active (low). The unique address specified by the 17 address inputs
(A0 - A16) defines which of the 131,072 bytes of data is to be accessed. Valid data will be available to the
eight data output drivers within tACC (Access Time) after the last address input signal is stable, providing
that CE and OE (Output Enable) access times are also satisfied. If OE and CE access times are not
satisfied, then data access must be measured from the later occurring signal ( CE or OE ) and the limiting
parameter is either tCO for CE or tOE for OE rather than address access.
WRITE MODE
The DS1245W executes a write cycle whenever the WE and CE signals are active (low) after address
inputs are stable. The later occurring falling edge of CE or WE will determine the start of the write cycle.
The write cycle is terminated by the earlier rising edge of CE or WE . All address inputs must be kept
valid throughout the write cycle. WE must return to the high state for a minimum recovery time (tWR)
before another cycle can be initiated. The OE control signal should be kept inactive (high) during write
cycles to avoid bus contention. However, if the output drivers are enabled ( CE and OE active) then WE
will disable the outputs in tODW from its falling edge.
DATA RETENTION MODE
The DS1245W provides full functional capability for VCC greater than 3.0 volts and write protects by 2.8
volts. Data is maintained in the absence of VCC without any additional support circuitry. The nonvolatile
static RAMs constantly monitor VCC. Should the supply voltage decay, the NV SRAMs automatically
write protect themselves, all inputs become “don’t care,” and all outputs become high impedance. As VCC
falls below approximately 3.0 volts, a power switching circuit connects the lithium energy source to
RAM to retain data. During power-up, when VCC rises above approximately 2.5 volts, the power
switching circuit connects external VCC to RAM and disconnects the lithium energy source. Normal
RAM operation can resume after VCC exceeds 3.0 volts.
FRESHNESS SEAL
Each DS1245W device is shipped from Dallas Semiconductor with its lithium energy source
disconnected, guaranteeing full energy capacity. When VCC is first applied at a level greater than 3.0
volts, the lithium energy source is enabled for battery back-up operation.
PACKAGES
The DS1245W is available in two packages: 32-pin DIP and 34-pin PowerCap Module (PCM). The 32-
pin DIP integrates a lithium battery, an SRAM memory and a nonvolatile control function into a single
package with a JEDEC-standard 600-mil DIP pinout. The 34-pin PowerCap Module integrates SRAM


Html Pages

1  2  3  4  5  6  7  8  9  10  11 


Datasheet Download



Related Electronics Part Number

Part NumberComponents DescriptionHtml ViewManufacturer
DS1345W3.3V 1024k Nonvolatile SRAM with Battery Monitor 1 2 3 4 5 MoreDallas Semiconductor
M48T248Y5.0 or 3.3V 1024K TIMEKEEPER SRAM with PHANTOM 1 2 3 4 5 MoreSTMicroelectronics
DS3045W3.3V Single-Piece 1Mb Nonvolatile SRAM with Clock 1 2 3 4 5 MoreMaxim Integrated Products
HMN1M8DVNon-Volatile SRAM MODULE 8Mbit 1024k x 8bit 36Pin-DIP 3.3V 1 2 3 4 5 MoreHanbit Electronics Co.,Ltd
DS1265W3.3V 8Mb Nonvolatile SRAM 1 2 3 4 5 MoreDallas Semiconductor
DS1249W3.3V 2048kb Nonvolatile SRAM 1 2 3 4 5 MoreDallas Semiconductor
DS1245Y1024k Nonvolatile SRAM 1 2 3 4 5 MoreDallas Semiconductor
DS2065W3.3V Single-Piece 8Mb Nonvolatile SRAM 1 2 3 4 5 MoreMaxim Integrated Products
DS1345Y1024k Nonvolatile SRAM with Battery Monitor 1 2 3 4 5 MoreDallas Semiconductor
DS1230W3.3V 256k Nonvolatile SRAM 1 2 3 4 5 MoreDallas Semiconductor

Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn