DS1075

8 of 18

Figure 7

minimum values of these parameters are:

NOTE:

In each case there will be a small additional delay due to internal propagation delays.

FROM EXTERNAL TO INTERNAL CLOCK

triggered, to allow for the possibility of a clock signal not being present at OSCIN. Note therefore, that if

a constant high-level signal is applied to OSCIN it will not be possible to switch over to the internal

reference. (Level triggering was not employed for the switch from internal to external reference as this

approach is slower and the internal clock may be running at a much higher frequency than the maximum

held low until a falling edge occurs on INTCLK, then the next rising edge of INTCLK will be routed

through to OUT0.

Figure 8