Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

MX25L1636D Datasheet(PDF) 24 Page - Macronix International

Part # MX25L1636D
Description  16M-BIT [x 1/x 2/x 4] CMOS MXSMIOTM (SERIAL MULTI I/O) FLASH MEMORY
Download  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MCNIX [Macronix International]
Direct Link  http://www.macronix.com
Logo MCNIX - Macronix International

MX25L1636D Datasheet(HTML) 24 Page - Macronix International

Back Button MX25L1636D Datasheet HTML 20Page - Macronix International MX25L1636D Datasheet HTML 21Page - Macronix International MX25L1636D Datasheet HTML 22Page - Macronix International MX25L1636D Datasheet HTML 23Page - Macronix International MX25L1636D Datasheet HTML 24Page - Macronix International MX25L1636D Datasheet HTML 25Page - Macronix International MX25L1636D Datasheet HTML 26Page - Macronix International MX25L1636D Datasheet HTML 27Page - Macronix International MX25L1636D Datasheet HTML 28Page - Macronix International Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 48 page
background image
24
MX25L1636D
P/N: PM1372
REV. 1.2, JUL. 06, 2009
(23) Read Security Register (RDSCUR)
The RDSCUR instruction is for reading the value of Security Register bits. The Read Security Register can be read
at any time (even in program/erase/write status register/write security register condition) and continuously.
The sequence of issuing RDSCUR instruction is : CS# goes low→ send ing RDSCUR instruction→Security Register
data out on SO→ CS# goes high.
The definition of the Security Register bits is as below:
Secured OTP Indicator bit. The Secured OTP indicator bit shows the chip is locked by factory before ex- factory or
not. When it is "0", it indicates non- factory lock; "1" indicates factory- lock.
Lock-down Secured OTP (LDSO) bit. By writing WRSCUR instruction, the LDSO bit may be set to "1" for custom-
er lock-down purpose. However, once the bit is set to "1" (lock-down), the LDSO bit and the 512-bit Secured OTP
area cannot be update any more. While it is in 512-bit secured OTP mode, array access is not allowed.
Continuously Program Mode( CP mode) bit. The Continuously Program Mode bit indicates the status of CP
mode, "0" indicates not in CP mode; "1" indicates in CP mode.
Table 7. ID Definitions
(21) Enter Secured OTP (ENSO)
The ENSO instruction is for entering the additional 512-bit secured OTP mode. The additional 512-bit secured OTP
is independent from main array, which may use to store unique serial number for system identifier. After entering the
Secured OTP mode, and then follow standard read or program, procedure to read out the data or update data. The
Secured OTP data cannot be updated again once it is lock-down.
The sequence of issuing ENSO instruction is: CS# goes low→sending ENSO instruction to enter Secured OTP
mode→CS# goes high.
Please note that WRSR/WRSCUR commands are not acceptable during the access of secure OTP region, once se-
curity OTP is lock down, only read related commands are valid.
(22) Exit Secured OTP (EXSO)
The EXSO instruction is for exiting the additional 512-bit secured OTP mode.
The sequence of issuing EXSO instruction is: CS# goes low→sending EXSO instruction to exit Secured OTP
mode→ CS# goes high.
RDID Command
manufacturer ID
memory type
memory density
C2
24
15
RES Command
electronic ID
24
REMS/REMS2/REMS4/
Command
manufacturer ID
device ID
C2
24


Similar Part No. - MX25L1636D

ManufacturerPart #DatasheetDescription
logo
Macronix International
MX25L1636E MCNIX-MX25L1636E Datasheet
709Kb / 49P
   16M-BIT [x 1/x 2/x 4] CMOS SERIAL FLASH
MX25L1636EM2I08G MCNIX-MX25L1636EM2I08G Datasheet
709Kb / 49P
   16M-BIT [x 1/x 2/x 4] CMOS SERIAL FLASH
More results

Similar Description - MX25L1636D

ManufacturerPart #DatasheetDescription
logo
Macronix International
MX25L12836E MCNIX-MX25L12836E Datasheet
1Mb / 69P
   128M-BIT [x 1/x 2/x 4] CMOS MXSMIOTM (SERIAL MULTI I/O) FLASH MEMORY
MX25L25735E MCNIX-MX25L25735E Datasheet
1Mb / 71P
   256M-BIT [x 1/x 2/x 4] CMOS MXSMIOTM (SERIAL MULTI I/O) FLASH MEMORY
MX25L6436E MCNIX-MX25L6436E Datasheet
1Mb / 68P
   64M-BIT [x 1/x 2/x 4] CMOS MXSMIOTM (SERIAL MULTI I/O) FLASH MEMORY
MX25L12855E MCNIX-MX25L12855E Datasheet
3Mb / 70P
   128M-BIT [x 1/x 2/x 4] CMOS MXSMIOTM (SERIAL MULTI I/O) FLASH MEMORY
MX25L25635E MCNIX-MX25L25635E Datasheet
1Mb / 74P
   256M-BIT [x 1/x 2/x 4] CMOS MXSMIOTM (SERIAL MULTI I/O) FLASH MEMORY
MX25L25835E MCNIX-MX25L25835E Datasheet
2Mb / 85P
   256M-BIT [x 1/x 2/x 4] CMOS MXSMIOTM (SERIAL MULTI I/O) FLASH MEMORY
MX25L6445E MCNIX-MX25L6445E Datasheet
2Mb / 72P
   64M-BIT [x 1/x 2/x 4] CMOS MXSMIOTM (SERIAL MULTI I/O) FLASH MEMORY
MX25L12835E MCNIX-MX25L12835E Datasheet
1Mb / 87P
   128M-BIT [x 1/x 2/x 4] CMOS MXSMIOTM (SERIAL MULTI I/O) FLASH MEMORY
MX25L3236D MCNIX-MX25L3236D Datasheet
2Mb / 51P
   32M-BIT [x 1/x 2/x 4] CMOS MXSMIOTM (SERIAL MULTI I/O) FLASH MEMORY
MX25L12865E MCNIX-MX25L12865E Datasheet
2Mb / 85P
   64/128M-BIT [x 1/x 2/x 4] CMOS MXSMIOTM (SERIAL MULTI I/O) FLASH MEMORY
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com